IT1003105B - Apparecchiatura per asse gnare dinamicamente la memoria di un sistema per l elaborazione dei dati - Google Patents

Apparecchiatura per asse gnare dinamicamente la memoria di un sistema per l elaborazione dei dati

Info

Publication number
IT1003105B
IT1003105B IT26829/73A IT2682973A IT1003105B IT 1003105 B IT1003105 B IT 1003105B IT 26829/73 A IT26829/73 A IT 26829/73A IT 2682973 A IT2682973 A IT 2682973A IT 1003105 B IT1003105 B IT 1003105B
Authority
IT
Italy
Prior art keywords
memory
equipment
data processing
processing system
dynamically arrange
Prior art date
Application number
IT26829/73A
Other languages
English (en)
Italian (it)
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Application granted granted Critical
Publication of IT1003105B publication Critical patent/IT1003105B/it

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/22—Microcontrol or microprogram arrangements
    • G06F9/24—Loading of the microprogram
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/65—Details of virtual memory and virtual address translation
    • G06F2212/655—Same page detection

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Executing Machine-Instructions (AREA)
IT26829/73A 1972-09-21 1973-07-20 Apparecchiatura per asse gnare dinamicamente la memoria di un sistema per l elaborazione dei dati IT1003105B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US00291103A US3800291A (en) 1972-09-21 1972-09-21 Data processing system memory relocation apparatus and method

Publications (1)

Publication Number Publication Date
IT1003105B true IT1003105B (it) 1976-06-10

Family

ID=23118856

Family Applications (1)

Application Number Title Priority Date Filing Date
IT26829/73A IT1003105B (it) 1972-09-21 1973-07-20 Apparecchiatura per asse gnare dinamicamente la memoria di un sistema per l elaborazione dei dati

Country Status (7)

Country Link
US (1) US3800291A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPS5241131B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
CA (1) CA986232A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE (1) DE2339636C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
FR (1) FR2200580B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
GB (1) GB1404104A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
IT (1) IT1003105B (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS532296B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1973-03-19 1978-01-26
US3979726A (en) * 1974-04-10 1976-09-07 Honeywell Information Systems, Inc. Apparatus for selectively clearing a cache store in a processor having segmentation and paging
JPS5169333A (en) * 1974-12-13 1976-06-15 Fujitsu Ltd Peeji adoresuseigyohoshiki
JPS51129143A (en) * 1975-05-02 1976-11-10 Mitsubishi Electric Corp Virtual memory control system
DE2547488C2 (de) * 1975-10-23 1982-04-15 Ibm Deutschland Gmbh, 7000 Stuttgart Mikroprogrammierte Datenverarbeitungsanlage
US4128875A (en) * 1976-12-16 1978-12-05 Sperry Rand Corporation Optional virtual memory system
US4285040A (en) * 1977-11-04 1981-08-18 Sperry Corporation Dual mode virtual-to-real address translation mechanism
US4654790A (en) * 1983-11-28 1987-03-31 Amdahl Corporation Translation of virtual and real addresses to system addresses
JPH0814803B2 (ja) * 1986-05-23 1996-02-14 株式会社日立製作所 アドレス変換方式
US5761413A (en) * 1987-12-22 1998-06-02 Sun Microsystems, Inc. Fault containment system for multiprocessor with shared memory
US5055999A (en) 1987-12-22 1991-10-08 Kendall Square Research Corporation Multiprocessor digital data processing system
US5341483A (en) * 1987-12-22 1994-08-23 Kendall Square Research Corporation Dynamic hierarchial associative memory
US5822578A (en) * 1987-12-22 1998-10-13 Sun Microsystems, Inc. System for inserting instructions into processor instruction stream in order to perform interrupt processing
CA2025197C (en) * 1989-10-19 1998-04-21 Michael H. Kelley Method and system for dynamically controlling the operation of a program
EP0442297B1 (en) * 1990-01-24 2000-05-24 Sony Corporation Processor with an overwriteable microcode memory
US5212794A (en) * 1990-06-01 1993-05-18 Hewlett-Packard Company Method for optimizing computer code to provide more efficient execution on computers having cache memories
CA2045789A1 (en) * 1990-06-29 1991-12-30 Richard Lee Sites Granularity hint for translation buffer in high performance processor
CA2078315A1 (en) * 1991-09-20 1993-03-21 Christopher L. Reeve Parallel processing apparatus and method for utilizing tiling
CA2078312A1 (en) 1991-09-20 1993-03-21 Mark A. Kaufman Digital data processor with improved paging
CA2078310A1 (en) * 1991-09-20 1993-03-21 Mark A. Kaufman Digital processor with distributed memory system
US6058265A (en) * 1997-10-21 2000-05-02 Hewlett Packard Company Enabling troubleshooting of subroutines with greatest execution time/input data set size relationship
US20050165837A1 (en) * 2004-01-22 2005-07-28 International Business Machines Corporation System and method for embedded java memory footprint performance improvement
US20050183077A1 (en) * 2004-02-12 2005-08-18 International Business Machines Corporation System and method for JIT memory footprint improvement for embedded java devices
US7406613B2 (en) * 2004-12-02 2008-07-29 Qualcomm Incorporated Translation lookaside buffer (TLB) suppression for intra-page program counter relative or absolute address branch instructions
US7509472B2 (en) * 2006-02-01 2009-03-24 Sun Microsystems, Inc. Collapsible front-end translation for instruction fetch
JP2011086142A (ja) * 2009-10-16 2011-04-28 Ricoh Co Ltd 画像形成装置及びプログラム操作方法

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1049129B (de) * 1955-12-02 1959-01-22 Zuse K G Vorrichtung zur Programmsteuerung, insbesondere fuer Rechenanlagen
DE1181461B (de) * 1963-10-08 1964-11-12 Telefunken Patent Adressenaddierwerk einer programm-gesteuerten Rechenmaschine
US3387278A (en) * 1965-10-20 1968-06-04 Bell Telephone Labor Inc Data processor with simultaneous testing and indexing on conditional transfer operations
US3478322A (en) * 1967-05-23 1969-11-11 Ibm Data processor employing electronically changeable control storage
US3570006A (en) * 1968-01-02 1971-03-09 Honeywell Inc Multiple branch technique
DE2134816C3 (de) * 1971-07-13 1978-04-27 Ibm Deutschland Gmbh, 7000 Stuttgart Einrichtung zur Adressenübersetzung

Also Published As

Publication number Publication date
FR2200580A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1974-04-19
CA986232A (en) 1976-03-23
US3800291A (en) 1974-03-26
GB1404104A (en) 1975-08-28
DE2339636A1 (de) 1974-04-04
JPS4971838A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1974-07-11
FR2200580B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1976-11-19
JPS5241131B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1977-10-17
DE2339636C2 (de) 1982-08-19

Similar Documents

Publication Publication Date Title
IT1003105B (it) Apparecchiatura per asse gnare dinamicamente la memoria di un sistema per l elaborazione dei dati
IT971582B (it) Sistema per comprimere dati numerici
IT967619B (it) Sistema di memoria perfezionato
AT348277B (de) Datenverarbeitungsanlage
IT956847B (it) Sistema di memoria perfezionato
IT963417B (it) Sistema di memoria perfezionato
IT1001546B (it) Sistema di memoria perfezionato
IT963416B (it) Sistema per l elaborazione dei dati
IT988998B (it) Sistema di memoria virtuale parti colarmente per apparecchiature di elaborazione dei dati
IT970965B (it) Sistema di memoria perfezionato
AT351302B (de) Datenverarbeitungsanlage
IT989317B (it) Sistema per rendere compatti dati numerici
IT999054B (it) Sistema di elaborazione di dati
IT950719B (it) Sistema di memoria perfezionato
SE407255B (sv) Borrsystem
IT951497B (it) Sistema di memoria perfezionato
IT998285B (it) Sistema di elaborazione di dati
SE396664B (sv) Dataatervinningsanordning
IT949902B (it) Sistema di memoria comprendente una pluralita di sottosistemi
IT971436B (it) Sistema di trasmissione a v
IT979546B (it) Struttura di apparecchio per l elaborazione di dati
IT1003084B (it) Sistema di elaborazione di dati incorporante dispositivi di indi rizzamento perfezionati
IT943353B (it) Sistema di elaborazione di dati comprendente una memoria a logi ca distribuita
IT982770B (it) Reattore di clorolisi
IT988996B (it) Sistema di memoria perfezionato