IN2015MN00441A - - Google Patents

Download PDF

Info

Publication number
IN2015MN00441A
IN2015MN00441A IN441MUN2015A IN2015MN00441A IN 2015MN00441 A IN2015MN00441 A IN 2015MN00441A IN 441MUN2015 A IN441MUN2015 A IN 441MUN2015A IN 2015MN00441 A IN2015MN00441 A IN 2015MN00441A
Authority
IN
India
Prior art keywords
niu
transaction
target
interconnect
chip
Prior art date
Application number
Other languages
English (en)
Inventor
Philippe Boucard
Jean Jacques Lecler
Boris Boutillier
Original Assignee
Qualcomm Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US13/626,766 external-priority patent/US9225665B2/en
Priority claimed from US13/626,758 external-priority patent/US9471538B2/en
Application filed by Qualcomm Technologies Inc filed Critical Qualcomm Technologies Inc
Publication of IN2015MN00441A publication Critical patent/IN2015MN00441A/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40—Bus networks
    • H04L12/403—Bus networks with centralised control, e.g. polling
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/1735—Network adapters, e.g. SCI, Myrinet
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7807—System on chip, i.e. computer system on a single chip; System in package, i.e. computer system on one or more chips in a single package
    • G06F15/7825—Globally asynchronous, locally synchronous, e.g. network on chip

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • General Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Software Systems (AREA)
  • Mathematical Physics (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Communication Control (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Computer And Data Communications (AREA)
IN441MUN2015 2012-09-25 2013-09-24 IN2015MN00441A (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/626,766 US9225665B2 (en) 2012-09-25 2012-09-25 Network on a chip socket protocol
US13/626,758 US9471538B2 (en) 2012-09-25 2012-09-25 Network on a chip socket protocol
PCT/US2013/061295 WO2014052261A1 (en) 2012-09-25 2013-09-24 Network on a chip socket protocol

Publications (1)

Publication Number Publication Date
IN2015MN00441A true IN2015MN00441A (ko) 2015-09-11

Family

ID=50388890

Family Applications (1)

Application Number Title Priority Date Filing Date
IN441MUN2015 IN2015MN00441A (ko) 2012-09-25 2013-09-24

Country Status (6)

Country Link
EP (2) EP2901294A4 (ko)
JP (1) JP6144348B2 (ko)
KR (1) KR101690568B1 (ko)
CN (1) CN104685480B (ko)
IN (1) IN2015MN00441A (ko)
WO (1) WO2014052261A1 (ko)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2529217A (en) 2014-08-14 2016-02-17 Advanced Risc Mach Ltd Transmission control checking for interconnect circuitry
US11436185B2 (en) * 2019-11-15 2022-09-06 Arteris, Inc. System and method for transaction broadcast in a network on chip
CN117389931B (zh) * 2023-12-12 2024-05-03 芯动微电子科技(武汉)有限公司 适用于总线访问gpu核内存储器的协议转换模块及方法

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6477646B1 (en) * 1999-07-08 2002-11-05 Broadcom Corporation Security chip architecture and implementations for cryptography acceleration
US6826191B1 (en) * 1999-10-01 2004-11-30 Stmicroelectronics Ltd. Packets containing transaction attributes
US8087064B1 (en) * 2000-08-31 2011-12-27 Verizon Communications Inc. Security extensions using at least a portion of layer 2 information or bits in the place of layer 2 information
WO2002069575A1 (en) * 2001-02-28 2002-09-06 Gotham Networks, Inc. Methods and apparatus for network routing device
US7277449B2 (en) * 2002-07-29 2007-10-02 Freescale Semiconductor, Inc. On chip network
US6996651B2 (en) * 2002-07-29 2006-02-07 Freescale Semiconductor, Inc. On chip network with memory device address decoding
US6671275B1 (en) * 2002-08-02 2003-12-30 Foundry Networks, Inc. Cross-point switch with deadlock prevention
JP4560409B2 (ja) * 2002-10-08 2010-10-13 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ データを交換する集積回路および方法
US7181556B2 (en) * 2003-12-23 2007-02-20 Arm Limited Transaction request servicing mechanism
WO2005093591A1 (en) * 2004-03-26 2005-10-06 Koninklijke Philips Electronics N.V. Integrated circuit and method for transaction abortion
US7716409B2 (en) * 2004-04-27 2010-05-11 Intel Corporation Globally unique transaction identifiers
KR20080058382A (ko) * 2005-09-13 2008-06-25 아이에스티 인터내셔널 인코포레이티드 이기종 네트워크들 간의 패킷 연결을 제공하는 시스템 및방법, ｍｔｍ 헤더 및 ｉｐ 헤더를 포함하는 패킷 처리네트워크 노드, 패킷 기반 통신 방법, 이러한 방법을수행하는 컴퓨터-실행가능 명령어들을 저장하는컴퓨터-판독가능 매체, 프로토콜 계층 아키텍처, ｍｔｍ프로토콜 패킷, 및 ｍｔｍ 프로토콜 패킷을 표현하는컴퓨터 데이터 신호
CN101366245A (zh) * 2005-09-13 2009-02-11 Ist国际公司 为在ip通信和计算机网络支持灵活的覆盖物和流动性的系统和方法
US20070245033A1 (en) * 2006-04-14 2007-10-18 Microsoft Corporation Link layer discovery and diagnostics
JP2010500807A (ja) * 2006-08-08 2010-01-07 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ 電子装置及び通信制御方法
US8285912B2 (en) * 2009-08-07 2012-10-09 Arm Limited Communication infrastructure for a data processing apparatus and a method of operation of such a communication infrastructure
FR2951342B1 (fr) * 2009-10-13 2017-01-27 Arteris Inc Reseau sur puce a latence nulle
EP2333830B1 (en) * 2009-12-07 2014-09-03 STMicroelectronics (Research & Development) Limited a package comprising a first and a second die coupled by a multiplexed bus
EP2388707B1 (en) * 2010-05-20 2014-03-26 STMicroelectronics (Grenoble 2) SAS Interconnection method and device, for example for systems-on-chip
WO2011148925A1 (ja) * 2010-05-24 2011-12-01 日本電気株式会社 半導体装置とネットワークルーティング方法とシステム
FR2961048B1 (fr) * 2010-06-03 2013-04-26 Arteris Inc Reseau sur puce avec caracteristiques de qualite-de-service
EP2444903A1 (en) * 2010-09-29 2012-04-25 STMicroelectronics (Grenoble 2) SAS A transaction reordering arrangement

Also Published As

Publication number Publication date
EP4123468A1 (en) 2023-01-25
EP2901294A4 (en) 2016-08-10
EP2901294A1 (en) 2015-08-05
KR20150063433A (ko) 2015-06-09
JP6144348B2 (ja) 2017-06-07
WO2014052261A1 (en) 2014-04-03
CN104685480A (zh) 2015-06-03
JP2015535991A (ja) 2015-12-17
KR101690568B1 (ko) 2016-12-28
CN104685480B (zh) 2017-07-14

Similar Documents

Publication Publication Date Title
MX2015012926A (es) Configuracion de red para dispositivos de interfaz de usuario limitados.
WO2015021345A3 (en) Two-stage device-to-device (d2d) discovery procedures
JP2018506868A5 (ko)
WO2013176834A3 (en) Using services through virtual access point interfaces
GB2526019A (en) Transferring data between network nodes
JP2013168164A5 (ko)
WO2014107733A3 (en) Contextualized information bus
WO2014014405A3 (en) Soft topology reconfiguration for improved robustness in a mesh network
BR112013017978A2 (pt) arquiteturas de rede sem fio de dispositivo médico
MX2016002130A (es) Metodo y aparato de carga.
WO2014164752A3 (en) Configurable multicore network processor
WO2016032202A3 (ko) 무선 통신 시스템에서 동기 신호를 송수신하는 방법 및 이를 수행하는 장치
MX355180B (es) Sistema de bus y metodo para operar dicho sistema de bus.
JP2012239172A5 (ko)
AR091169A1 (es) Metodo, sistema y dispositivo para transmitir mensaje de interfaz de administracion y control de terminal de red optica
GB2521315A (en) Technology for network communication by a computer system using at least two communication protocols
WO2014096970A3 (en) Memory sharing in a network device
WO2014108356A3 (en) Connection mechanism for energy-efficient peer-to-peer networks
IN2014DN11220A (ko)
JP2016521472A5 (ko)
MX348161B (es) Dispositivo de usuario para manejo de infraestructura inteligente.
WO2011137813A3 (zh) 先进可扩展接口总线以及相应的数据传输方法
IN2015MN00441A (ko)
WO2016008538A8 (en) Assigning multiple radio network temporary identifiers to a user device
JP2015535162A5 (ko)