IN2014DN00245A - - Google Patents
Download PDFInfo
- Publication number
- IN2014DN00245A IN2014DN00245A IN245DEN2014A IN2014DN00245A IN 2014DN00245 A IN2014DN00245 A IN 2014DN00245A IN 245DEN2014 A IN245DEN2014 A IN 245DEN2014A IN 2014DN00245 A IN2014DN00245 A IN 2014DN00245A
- Authority
- IN
- India
- Prior art keywords
- branch
- circuit
- prediction
- instruction
- source address
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3802—Instruction prefetching
- G06F9/3804—Instruction prefetching for branches, e.g. hedging, branch folding
- G06F9/3806—Instruction prefetching for branches, e.g. hedging, branch folding using address prediction, e.g. return stack, branch history buffer
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
- G06F9/3842—Speculative instruction execution
- G06F9/3848—Speculative instruction execution using hybrid branch prediction, e.g. selection between prediction techniques
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP11174969.3A EP2549376B1 (en) | 2011-07-22 | 2011-07-22 | Method and apparatus for branch prediction. |
| US201161515361P | 2011-08-05 | 2011-08-05 | |
| PCT/EP2012/063867 WO2013014012A1 (en) | 2011-07-22 | 2012-07-16 | Method and apparatus for branch prediction |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| IN2014DN00245A true IN2014DN00245A (cg-RX-API-DMAC7.html) | 2015-06-05 |
Family
ID=44910038
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| IN245DEN2014 IN2014DN00245A (cg-RX-API-DMAC7.html) | 2011-07-22 | 2012-07-16 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US9465615B2 (cg-RX-API-DMAC7.html) |
| EP (1) | EP2549376B1 (cg-RX-API-DMAC7.html) |
| IN (1) | IN2014DN00245A (cg-RX-API-DMAC7.html) |
| RU (1) | RU2602335C2 (cg-RX-API-DMAC7.html) |
| WO (1) | WO2013014012A1 (cg-RX-API-DMAC7.html) |
Families Citing this family (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9639368B2 (en) | 2014-06-13 | 2017-05-02 | International Business Machines Corporation | Branch prediction based on correlating events |
| US9875106B2 (en) * | 2014-11-12 | 2018-01-23 | Mill Computing, Inc. | Computer processor employing instruction block exit prediction |
| US10402200B2 (en) | 2015-06-26 | 2019-09-03 | Samsung Electronics Co., Ltd. | High performance zero bubble conditional branch prediction using micro branch target buffer |
| US9934041B2 (en) | 2015-07-01 | 2018-04-03 | International Business Machines Corporation | Pattern based branch prediction |
| US10725685B2 (en) * | 2017-01-19 | 2020-07-28 | International Business Machines Corporation | Load logical and shift guarded instruction |
| US10210090B1 (en) | 2017-10-12 | 2019-02-19 | Texas Instruments Incorporated | Servicing CPU demand requests with inflight prefetchs |
| US11086629B2 (en) * | 2018-11-09 | 2021-08-10 | Arm Limited | Misprediction of predicted taken branches in a data processing apparatus |
| US12067399B2 (en) | 2022-02-01 | 2024-08-20 | Apple Inc. | Conditional instructions prediction |
| US12493469B1 (en) | 2023-08-30 | 2025-12-09 | Ventana Micro Systems Inc. | Microprocessor that extends sequential multi-fetch block macro-op cache entries |
| US12498927B1 (en) | 2023-08-30 | 2025-12-16 | Ventana Micro Systems Inc. | Microprocessor that allows same-fetch block start address co-residence of unrolled loop multi-fetch block macro-op cache entry and loop body macro-op cache entry used to build same |
| US12493466B1 (en) | 2023-08-30 | 2025-12-09 | Ventana Micro Systems Inc. | Microprocessor that builds inconsistent loop that iteration count unrolled loop multi-fetch block macro-op cache entries |
| US12498929B1 (en) | 2022-11-03 | 2025-12-16 | Ventana Micro Systems Inc. | Microprocessor that performs partial fallback abort processing of multi-fetch block macro-op cache entries |
| US12450067B1 (en) | 2023-08-30 | 2025-10-21 | Ventana Micro Systems Inc. | Microprocessor that performs selective multi-fetch block macro-op cache entry invalidation |
| US12498926B1 (en) | 2023-08-30 | 2025-12-16 | Ventana Micro Systems Inc. | Microprocessor that builds consistent loop iteration count unrolled loop multi-fetch block macro-op cache entries |
| US12498928B1 (en) | 2023-08-30 | 2025-12-16 | Ventana Micro Systems Inc. | Microprocessor that builds multi-fetch block macro-op cache entries in two-stage process |
| US12450066B1 (en) | 2023-08-30 | 2025-10-21 | Ventana Micro Systems Inc. | Microprocessor that builds sequential multi-fetch block macro-op cache entries |
| US12450068B2 (en) | 2023-07-25 | 2025-10-21 | Apple Inc. | Biased conditional instruction prediction |
| US12498933B1 (en) | 2023-08-30 | 2025-12-16 | Ventana Micro Systems Inc. | Prediction unit that predicts successor fetch block start address of multi-fetch block macro-op cache entry |
| US12493468B1 (en) | 2023-08-30 | 2025-12-09 | Ventana Micro Systems Inc. | Microprocessor that performs mid-macro-op cache entry restart abort processing |
| US12487926B1 (en) * | 2023-08-30 | 2025-12-02 | Ventana Micro Systems Inc. | Prediction unit that predicts branch history update information produced by multi-fetch block macro-op cache entry |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB9521978D0 (en) * | 1995-10-26 | 1996-01-03 | Sgs Thomson Microelectronics | Computer instruction supply |
| US6957327B1 (en) * | 1998-12-31 | 2005-10-18 | Stmicroelectronics, Inc. | Block-based branch target buffer |
| US7493480B2 (en) * | 2002-07-18 | 2009-02-17 | International Business Machines Corporation | Method and apparatus for prefetching branch history information |
| KR100980076B1 (ko) | 2003-10-24 | 2010-09-06 | 삼성전자주식회사 | 저전력 분기 예측 시스템 및 분기 예측 방법 |
| KR100591769B1 (ko) | 2004-07-16 | 2006-06-26 | 삼성전자주식회사 | 분기 예측 정보를 가지는 분기 타겟 버퍼 |
| US7415638B2 (en) * | 2004-11-22 | 2008-08-19 | Qualcomm Incorporated | Pre-decode error handling via branch correction |
| CN101763249A (zh) | 2008-12-25 | 2010-06-30 | 世意法（北京）半导体研发有限责任公司 | 对非控制流指令减少分支检验 |
-
2011
- 2011-07-22 EP EP11174969.3A patent/EP2549376B1/en active Active
-
2012
- 2012-07-16 RU RU2014106700/08A patent/RU2602335C2/ru active
- 2012-07-16 US US14/128,876 patent/US9465615B2/en active Active
- 2012-07-16 IN IN245DEN2014 patent/IN2014DN00245A/en unknown
- 2012-07-16 WO PCT/EP2012/063867 patent/WO2013014012A1/en not_active Ceased
Also Published As
| Publication number | Publication date |
|---|---|
| WO2013014012A1 (en) | 2013-01-31 |
| RU2014106700A (ru) | 2015-08-27 |
| EP2549376B1 (en) | 2019-03-13 |
| EP2549376A1 (en) | 2013-01-23 |
| US20140229719A1 (en) | 2014-08-14 |
| RU2602335C2 (ru) | 2016-11-20 |
| US9465615B2 (en) | 2016-10-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| IN2014DN00245A (cg-RX-API-DMAC7.html) | ||
| GB2497470A (en) | Method and apparatus for reducing power consumption in a processor by powering down an instruction fetch unit | |
| GB2519017A (en) | Next instruction access intent instruction | |
| GB2505844A (en) | Moving blocks of data between main memory and storage class memory | |
| GB2562651A (en) | Auxiliary branch prediction with usefulness tracking | |
| BR112019005257A2 (pt) | predição de violação de memória | |
| GB2506073A (en) | Store storage class memory information command | |
| MX352017B (es) | Método para inducir un bloque candidato de combinación y dispositivo que usa el mismo. | |
| EP3376380A3 (en) | Architecture and method for managing interrupts in a virtualized environment | |
| PH12017550124A1 (en) | Decoupled processor instruction window and operand buffer | |
| IN2014CN04649A (cg-RX-API-DMAC7.html) | ||
| GB2488619A (en) | Synchronizing SIMD vectors | |
| GB201100505D0 (en) | Processing apparatus, trace unit and diagnstic apparatus | |
| BR112014018434A8 (pt) | Gerenciamento de buffer para unidade de processamento paralelo de gráficos | |
| GB201314780D0 (en) | Last branch record indicators for transactional memory | |
| GB2520858A (en) | Instruction set for message scheduling of SHA256 algorithm | |
| BR112013031001A2 (pt) | método, programa de computador e aparelho | |
| IN2014DN05705A (cg-RX-API-DMAC7.html) | ||
| IN2014CN02619A (cg-RX-API-DMAC7.html) | ||
| WO2013144734A3 (en) | Instruction merging optimization | |
| PH12013501615A1 (en) | Energy consumption monitoring system, method, and computer program | |
| GB201316934D0 (en) | Systems, apparatuses, and methods for jumps using a mask register | |
| US10289417B2 (en) | Branch prediction suppression for blocks of instructions predicted to not include a branch instruction | |
| IN2014CN01835A (cg-RX-API-DMAC7.html) | ||
| JP2015122094A5 (cg-RX-API-DMAC7.html) |