IL95448A0 - Bus locking fifo multi-processor communication system - Google Patents

Bus locking fifo multi-processor communication system

Info

Publication number
IL95448A0
IL95448A0 IL95448A IL9544890A IL95448A0 IL 95448 A0 IL95448 A0 IL 95448A0 IL 95448 A IL95448 A IL 95448A IL 9544890 A IL9544890 A IL 9544890A IL 95448 A0 IL95448 A0 IL 95448A0
Authority
IL
Israel
Prior art keywords
communication system
processor communication
bus locking
fifo multi
locking fifo
Prior art date
Application number
IL95448A
Original Assignee
Auspex Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Auspex Systems Inc filed Critical Auspex Systems Inc
Publication of IL95448A0 publication Critical patent/IL95448A0/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4208Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
    • G06F13/4217Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with synchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Multi Processors (AREA)
  • Communication Control (AREA)
  • Tests Of Electric Status Of Batteries (AREA)
  • Charge And Discharge Circuits For Batteries Or The Like (AREA)
  • Secondary Cells (AREA)
IL95448A 1990-02-02 1990-08-21 Bus locking fifo multi-processor communication system IL95448A0 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US47435090A 1990-02-02 1990-02-02

Publications (1)

Publication Number Publication Date
IL95448A0 true IL95448A0 (en) 1991-06-30

Family

ID=23883131

Family Applications (1)

Application Number Title Priority Date Filing Date
IL95448A IL95448A0 (en) 1990-02-02 1990-08-21 Bus locking fifo multi-processor communication system

Country Status (7)

Country Link
EP (1) EP0512993A4 (en)
JP (1) JPH05505478A (en)
KR (1) KR920704225A (en)
AU (2) AU6431990A (en)
CA (1) CA2074530A1 (en)
IL (1) IL95448A0 (en)
WO (1) WO1991011768A1 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU2603901A (en) * 1999-12-29 2001-07-09 Johns Hopkins University, The System, method, and computer program product for high speed backplane messaging
US6792513B2 (en) 1999-12-29 2004-09-14 The Johns Hopkins University System, method, and computer program product for high speed backplane messaging
US7457822B1 (en) 2002-11-01 2008-11-25 Bluearc Uk Limited Apparatus and method for hardware-based file system

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5247638A (en) * 1975-10-15 1977-04-15 Toshiba Corp Information processing device
US4285038A (en) * 1976-10-15 1981-08-18 Tokyo Shibaura Electric Co., Ltd. Information transfer control system
EP0064818A1 (en) * 1981-04-20 1982-11-17 Pitney Bowes, Inc. Data collision avoidance method
US4423482A (en) * 1981-06-01 1983-12-27 Sperry Corporation FIFO Register with independent clocking means

Also Published As

Publication number Publication date
JPH05505478A (en) 1993-08-12
KR920704225A (en) 1992-12-19
EP0512993A4 (en) 1993-02-24
AU7435294A (en) 1994-12-15
WO1991011768A1 (en) 1991-08-08
EP0512993A1 (en) 1992-11-19
AU6431990A (en) 1991-08-21
CA2074530A1 (en) 1991-08-03

Similar Documents

Publication Publication Date Title
EP0488178A3 (en) Home bus system
EP0479660A3 (en) Distributed configuration profile for computing system
EP0466486A3 (en) Distributed computing system
GB9111631D0 (en) Bicycle locking system
GB8626764D0 (en) Catoptric reduction imaging systems
EP0439987A3 (en) Arbitration system limiting high priority successive grants
EP0461724A3 (en) Multiprocessor system
GB2251099B (en) Bus system
EP0484169A3 (en) Door locking system
GB9014118D0 (en) Connection system
GB9119884D0 (en) Communication system
HUT62971A (en) Identification-bearing locking system
GB9117303D0 (en) System
IL95448A0 (en) Bus locking fifo multi-processor communication system
EP0580083A3 (en) Frame-structured bus system
GB9000643D0 (en) Computer bus system
GB8606547D0 (en) Ring bus communications systems
GB9014112D0 (en) Communications system
GB8702104D0 (en) Locking system
GB9124738D0 (en) Locking system
EP0447751A3 (en) Size-normalisation system
GB2251326B (en) Communication system
GB8902951D0 (en) Locking system
ZA947192B (en) Bus communication system
GB9203855D0 (en) Locking system

Legal Events

Date Code Title Description
KB Patent renewed
KB Patent renewed
KB Patent renewed
KB Patent renewed