IL284334B2 - Handling an input/output store instruction - Google Patents
Handling an input/output store instructionInfo
- Publication number
- IL284334B2 IL284334B2 IL284334A IL28433421A IL284334B2 IL 284334 B2 IL284334 B2 IL 284334B2 IL 284334 A IL284334 A IL 284334A IL 28433421 A IL28433421 A IL 28433421A IL 284334 B2 IL284334 B2 IL 284334B2
- Authority
- IL
- Israel
- Prior art keywords
- input
- data processing
- data
- output
- store instruction
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
- G06F9/30043—LOAD or STORE instructions; Clear instruction
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0766—Error or fault reporting or storing
- G06F11/0772—Means for error signaling, e.g. using interrupts, exception flags, dedicated error registers
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
- G06F9/3871—Asynchronous instruction pipeline, e.g. using handshake signals between stages
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/4401—Bootstrapping
- G06F9/4411—Configuring for operating with peripheral devices; Loading of device drivers
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/451—Execution arrangements for user interfaces
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/54—Interprogram communication
- G06F9/544—Buffers; Shared memory; Pipes
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/54—Interprogram communication
- G06F9/546—Message passing systems or structures, e.g. queues
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Quality & Reliability (AREA)
- Human Computer Interaction (AREA)
- Computer Security & Cryptography (AREA)
- Information Transfer Systems (AREA)
- Debugging And Monitoring (AREA)
- Advance Control (AREA)
- Confectionery (AREA)
- Input From Keyboards Or The Like (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP19154733 | 2019-01-31 | ||
| PCT/EP2020/050755 WO2020156796A1 (en) | 2019-01-31 | 2020-01-14 | Handling an input/output store instruction |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| IL284334A IL284334A (en) | 2021-08-31 |
| IL284334B1 IL284334B1 (en) | 2023-11-01 |
| IL284334B2 true IL284334B2 (en) | 2024-03-01 |
Family
ID=65275982
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| IL284334A IL284334B2 (en) | 2019-01-31 | 2020-01-14 | Handling an input/output store instruction |
Country Status (10)
| Country | Link |
|---|---|
| US (2) | US11163566B2 (https=) |
| EP (1) | EP3918466B1 (https=) |
| JP (1) | JP7461693B2 (https=) |
| CN (1) | CN113366433B (https=) |
| AU (1) | AU2020214661B2 (https=) |
| BR (1) | BR112021015075A2 (https=) |
| CA (1) | CA3127852A1 (https=) |
| IL (1) | IL284334B2 (https=) |
| TW (1) | TWI773959B (https=) |
| WO (1) | WO2020156796A1 (https=) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| ES3015283T3 (en) | 2019-01-31 | 2025-04-30 | Ibm | Handling an input/output store instruction |
| TWI767175B (zh) | 2019-01-31 | 2022-06-11 | 美商萬國商業機器公司 | 用於處理輸入輸出儲存指令之資料處理系統、方法及電腦程式產品 |
| TWI773959B (zh) | 2019-01-31 | 2022-08-11 | 美商萬國商業機器公司 | 用於處理輸入輸出儲存指令之資料處理系統、方法及電腦程式產品 |
| DE112020000146B4 (de) | 2019-01-31 | 2025-01-16 | International Business Machines Corporation | Verfahren, datenverarbeitungssystem und computerprogrammprodukt zur handhabung einer eingabe-/ausgabe-speicheranweisung |
| CN112286466B (zh) * | 2020-11-18 | 2024-05-07 | 合肥沛睿微电子股份有限公司 | 电子装置及空间复用方法 |
| US11650753B2 (en) | 2021-07-27 | 2023-05-16 | Beijing Tenafe Electronic Technology Co., Ltd. | Firmware-controlled and table-based conditioning for synchronous handling of exception cases |
Family Cites Families (60)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US1052278A (en) | 1910-11-03 | 1913-02-04 | George I Rockwood | Pipe-hanger. |
| FR2273317B1 (https=) | 1974-05-28 | 1976-10-15 | Philips Electrologica | |
| US4947316A (en) | 1983-12-29 | 1990-08-07 | International Business Machines Corporation | Internal bus architecture employing a simplified rapidly executable instruction set |
| US5131081A (en) * | 1989-03-23 | 1992-07-14 | North American Philips Corp., Signetics Div. | System having a host independent input/output processor for controlling data transfer between a memory and a plurality of i/o controllers |
| JPH03288934A (ja) * | 1990-04-05 | 1991-12-19 | Fujitsu Ltd | 仮想計算機システムにおけるデータ転送制御方式 |
| JPH04195418A (ja) * | 1990-11-28 | 1992-07-15 | Hitachi Ltd | 磁気テープ記憶装置 |
| US5317739A (en) * | 1992-03-30 | 1994-05-31 | International Business Machines Corp. | Method and apparatus for coupling data processing systems |
| US5548735A (en) | 1993-09-15 | 1996-08-20 | International Business Machines Corporation | System and method for asynchronously processing store instructions to I/O space |
| US5553302A (en) | 1993-12-30 | 1996-09-03 | Unisys Corporation | Serial I/O channel having independent and asynchronous facilities with sequence recognition, frame recognition, and frame receiving mechanism for receiving control and user defined data |
| JPH07302200A (ja) | 1994-04-28 | 1995-11-14 | Hewlett Packard Co <Hp> | 順次付けロード動作および順序付け記憶動作を強制する命令を有するコンピュータのロード命令方法。 |
| US5548788A (en) | 1994-10-27 | 1996-08-20 | Emc Corporation | Disk controller having host processor controls the time for transferring data to disk drive by modifying contents of the memory to indicate data is stored in the memory |
| DE19631289A1 (de) | 1996-08-02 | 1998-02-05 | Ibm | Verfahren zum Testen eines Protokollumsetzers und Protokollumsetzer |
| US6072781A (en) * | 1996-10-22 | 2000-06-06 | International Business Machines Corporation | Multi-tasking adapter for parallel network applications |
| US6085277A (en) * | 1997-10-15 | 2000-07-04 | International Business Machines Corporation | Interrupt and message batching apparatus and method |
| US6038646A (en) | 1998-01-23 | 2000-03-14 | Sun Microsystems, Inc. | Method and apparatus for enforcing ordered execution of reads and writes across a memory interface |
| US6219761B1 (en) * | 1998-05-06 | 2001-04-17 | International Business Machines Corporation | Load/store assist engine |
| US6247097B1 (en) | 1999-01-22 | 2001-06-12 | International Business Machines Corporation | Aligned instruction cache handling of instruction fetches across multiple predicted branch instructions |
| US6189088B1 (en) | 1999-02-03 | 2001-02-13 | International Business Machines Corporation | Forwarding stored dara fetched for out-of-order load/read operation to over-taken operation read-accessing same memory location |
| US6496277B1 (en) * | 1999-07-23 | 2002-12-17 | Xerox Corporation | Data flow control and storage facility for an image reproduction system |
| US6725348B1 (en) | 1999-10-13 | 2004-04-20 | International Business Machines Corporation | Data storage device and method for reducing write misses by completing transfer to a dual-port cache before initiating a disk write of the data from the cache |
| US6490647B1 (en) * | 2000-04-04 | 2002-12-03 | International Business Machines Corporation | Flushing stale data from a PCI bus system read prefetch buffer |
| US6578102B1 (en) * | 2000-04-18 | 2003-06-10 | International Business Machines Corporation | Tracking and control of prefetch data in a PCI bus system |
| US7042881B1 (en) | 2001-06-29 | 2006-05-09 | Cisco Technology, Inc. | Asynchronous transfer mode system and method to verify a connection |
| US7178019B2 (en) | 2003-11-13 | 2007-02-13 | Hewlett-Packard Development Company, L.P. | Networked basic input output system read only memory |
| US7234004B2 (en) | 2003-12-19 | 2007-06-19 | International Business Machines Corporation | Method, apparatus and program product for low latency I/O adapter queuing in a computer system |
| US7200626B1 (en) | 2004-01-22 | 2007-04-03 | Unisys Corporation | System and method for verification of a quiesced database copy |
| US7079978B2 (en) | 2004-05-24 | 2006-07-18 | International Business Machines Corporation | Apparatus, system, and method for abbreviated library calibration |
| US7467325B2 (en) | 2005-02-10 | 2008-12-16 | International Business Machines Corporation | Processor instruction retry recovery |
| US7631097B2 (en) | 2005-07-21 | 2009-12-08 | National Instruments Corporation | Method and apparatus for optimizing the responsiveness and throughput of a system performing packetized data transfers using a transfer count mark |
| US7827433B1 (en) | 2007-05-16 | 2010-11-02 | Altera Corporation | Time-multiplexed routing for reducing pipelining registers |
| US7870351B2 (en) | 2007-11-15 | 2011-01-11 | Micron Technology, Inc. | System, apparatus, and method for modifying the order of memory accesses |
| US7991981B2 (en) | 2008-02-01 | 2011-08-02 | International Business Machines Corporation | Completion of asynchronous memory move in the presence of a barrier operation |
| US7941627B2 (en) | 2008-02-01 | 2011-05-10 | International Business Machines Corporation | Specialized memory move barrier operations |
| JP4623126B2 (ja) | 2008-04-14 | 2011-02-02 | 株式会社日立製作所 | データ処理システム |
| US8867344B2 (en) | 2008-07-21 | 2014-10-21 | Mediatek Inc. | Methods for bus data transmission and systems utilizing the same |
| US8650335B2 (en) * | 2010-06-23 | 2014-02-11 | International Business Machines Corporation | Measurement facility for adapter functions |
| US8566480B2 (en) * | 2010-06-23 | 2013-10-22 | International Business Machines Corporation | Load instruction for communicating with adapters |
| JP5680466B2 (ja) | 2011-03-29 | 2015-03-04 | 三菱重工業株式会社 | 並列処理システム及び並列処理システムの動作方法 |
| WO2015057828A1 (en) | 2013-10-15 | 2015-04-23 | Mill Computing, Inc. | Computer processor employing cache memory storing backless cache lines |
| US20150261535A1 (en) | 2014-03-11 | 2015-09-17 | Cavium, Inc. | Method and apparatus for low latency exchange of data between a processor and coprocessor |
| US10120681B2 (en) | 2014-03-14 | 2018-11-06 | International Business Machines Corporation | Compare and delay instructions |
| US9588914B2 (en) | 2014-04-09 | 2017-03-07 | International Business Machines Corporation | Broadcast and unicast communication between non-coherent processors using coherent address operations |
| US9460019B2 (en) * | 2014-06-26 | 2016-10-04 | Intel Corporation | Sending packets using optimized PIO write sequences without SFENCEs |
| US9477481B2 (en) | 2014-06-27 | 2016-10-25 | International Business Machines Corporation | Accurate tracking of transactional read and write sets with speculation |
| US10489158B2 (en) | 2014-09-26 | 2019-11-26 | Intel Corporation | Processors, methods, systems, and instructions to selectively fence only persistent storage of given data relative to subsequent stores |
| GB2531011A (en) | 2014-10-07 | 2016-04-13 | Ibm | Initializing I/O Devices |
| US10068306B2 (en) * | 2014-12-18 | 2018-09-04 | Intel Corporation | Facilitating dynamic pipelining of workload executions on graphics processing units on computing devices |
| US9542201B2 (en) | 2015-02-25 | 2017-01-10 | Quanta Computer, Inc. | Network bios management |
| JP6493088B2 (ja) * | 2015-08-24 | 2019-04-03 | 富士通株式会社 | 演算処理装置及び演算処理装置の制御方法 |
| US9965187B2 (en) * | 2016-02-18 | 2018-05-08 | Lawrence Livermore National Security, Llc | Near-memory data reorganization engine |
| US9971545B1 (en) | 2016-03-23 | 2018-05-15 | Crossbar, Inc. | Non-volatile write and read cache for storage media |
| US10248509B2 (en) | 2016-11-16 | 2019-04-02 | International Business Machines Corporation | Executing computer instruction including asynchronous operation |
| EP4089531B1 (en) | 2016-12-31 | 2024-06-26 | Intel Corporation | Systems, methods, and apparatuses for heterogeneous computing |
| US10452278B2 (en) * | 2017-03-24 | 2019-10-22 | Western Digital Technologies, Inc. | System and method for adaptive early completion posting using controller memory buffer |
| US10606591B2 (en) | 2017-10-06 | 2020-03-31 | International Business Machines Corporation | Handling effective address synonyms in a load-store unit that operates without address translation |
| TWI773959B (zh) | 2019-01-31 | 2022-08-11 | 美商萬國商業機器公司 | 用於處理輸入輸出儲存指令之資料處理系統、方法及電腦程式產品 |
| DE112020000146B4 (de) | 2019-01-31 | 2025-01-16 | International Business Machines Corporation | Verfahren, datenverarbeitungssystem und computerprogrammprodukt zur handhabung einer eingabe-/ausgabe-speicheranweisung |
| ES3015283T3 (en) | 2019-01-31 | 2025-04-30 | Ibm | Handling an input/output store instruction |
| TWI767175B (zh) | 2019-01-31 | 2022-06-11 | 美商萬國商業機器公司 | 用於處理輸入輸出儲存指令之資料處理系統、方法及電腦程式產品 |
| US11748101B2 (en) * | 2021-07-13 | 2023-09-05 | Arm Limited | Handling of single-copy-atomic load/store instruction with a memory access request shared by micro-operations |
-
2020
- 2020-01-13 TW TW109101028A patent/TWI773959B/zh active
- 2020-01-14 CA CA3127852A patent/CA3127852A1/en active Pending
- 2020-01-14 BR BR112021015075-7A patent/BR112021015075A2/pt unknown
- 2020-01-14 IL IL284334A patent/IL284334B2/en unknown
- 2020-01-14 WO PCT/EP2020/050755 patent/WO2020156796A1/en not_active Ceased
- 2020-01-14 EP EP20700223.9A patent/EP3918466B1/en active Active
- 2020-01-14 AU AU2020214661A patent/AU2020214661B2/en active Active
- 2020-01-14 CN CN202080011206.8A patent/CN113366433B/zh active Active
- 2020-01-14 JP JP2021532167A patent/JP7461693B2/ja active Active
- 2020-01-29 US US16/775,663 patent/US11163566B2/en active Active
-
2021
- 2021-09-21 US US17/480,337 patent/US11762659B2/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| EP3918466C0 (en) | 2025-06-18 |
| US20220004387A1 (en) | 2022-01-06 |
| TW202032378A (zh) | 2020-09-01 |
| US20200249943A1 (en) | 2020-08-06 |
| CN113366433B (zh) | 2026-01-30 |
| CN113366433A (zh) | 2021-09-07 |
| US11762659B2 (en) | 2023-09-19 |
| AU2020214661B2 (en) | 2022-09-22 |
| TWI773959B (zh) | 2022-08-11 |
| IL284334A (en) | 2021-08-31 |
| IL284334B1 (en) | 2023-11-01 |
| US11163566B2 (en) | 2021-11-02 |
| WO2020156796A1 (en) | 2020-08-06 |
| EP3918466B1 (en) | 2025-06-18 |
| EP3918466A1 (en) | 2021-12-08 |
| JP7461693B2 (ja) | 2024-04-04 |
| AU2020214661A1 (en) | 2021-06-10 |
| BR112021015075A2 (pt) | 2021-09-28 |
| JP2022518340A (ja) | 2022-03-15 |
| CA3127852A1 (en) | 2020-08-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| IL284334B2 (en) | Handling an input/output store instruction | |
| IL283865B2 (en) | Handling output/input of store instruction | |
| IL297643A (en) | Preventing unauthorized package deployment in clusters | |
| US12483598B2 (en) | Implementing a service mesh in the hypervisor | |
| IL265940A (en) | Iot provisioning service | |
| IL285112B1 (en) | Binding secure keys of secure guests to a hardware security module | |
| IL296397A (en) | Use of coherently connected interfaces | |
| IL297745A (en) | Power-performance based system management | |
| IL292988A (en) | Methods and systems for service state replication using original data packets | |
| US9971675B2 (en) | Triggering debug processing within a scalable cloud environment | |
| IL285161B2 (en) | Incremental decryption and integrity verification of a secure operating system image | |
| IL263637A (en) | Automation of image validation | |
| IL285225B1 (en) | Starting a secure guest using the initial program load mechanism | |
| IL282055B2 (en) | Sort and merge command for general calculation processors | |
| IL284922B1 (en) | Secure control in secure execution guest, for secure interface control | |
| IE20170217A1 (en) | Virtual router with dynamic flow offload capability | |
| IL295463A (en) | Use of statistical data | |
| IL297260A (en) | Topological discovery application | |
| IL295240A (en) | File delivery forecast | |
| IL297346B1 (en) | Automating cloud service adoption | |
| US9626214B2 (en) | Establishing redundant connections for virtual machine | |
| IL302916A (en) | Decimal scaling and hexadecimal floating point conversion and division | |
| IL284709B2 (en) | Vector string search instruction | |
| IL284657B2 (en) | Increasing the processing capacity of virtual machines for an abnormal event | |
| IL296799A (en) | Optimal deployment of analytical models in edge topology |