IL135044A - Cache memory operation - Google Patents

Cache memory operation

Info

Publication number
IL135044A
IL135044A IL13504498A IL13504498A IL135044A IL 135044 A IL135044 A IL 135044A IL 13504498 A IL13504498 A IL 13504498A IL 13504498 A IL13504498 A IL 13504498A IL 135044 A IL135044 A IL 135044A
Authority
IL
Israel
Prior art keywords
cache
data
main memory
processor
memory
Prior art date
Application number
IL13504498A
Other languages
English (en)
Other versions
IL135044A0 (en
Original Assignee
Virata Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Virata Ltd filed Critical Virata Ltd
Publication of IL135044A0 publication Critical patent/IL135044A0/xx
Publication of IL135044A publication Critical patent/IL135044A/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0888—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using selective caching, e.g. bypass

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
IL13504498A 1997-11-13 1998-11-11 Cache memory operation IL135044A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GBGB9724031.1A GB9724031D0 (en) 1997-11-13 1997-11-13 Cache memory operation
PCT/GB1998/003377 WO1999026142A1 (en) 1997-11-13 1998-11-11 Cache memory operation

Publications (2)

Publication Number Publication Date
IL135044A0 IL135044A0 (en) 2001-05-20
IL135044A true IL135044A (en) 2004-06-20

Family

ID=10822039

Family Applications (1)

Application Number Title Priority Date Filing Date
IL13504498A IL135044A (en) 1997-11-13 1998-11-11 Cache memory operation

Country Status (8)

Country Link
US (1) US6470428B1 (de)
EP (1) EP1029280B1 (de)
AT (1) ATE239254T1 (de)
AU (1) AU1045399A (de)
DE (1) DE69814137T2 (de)
GB (1) GB9724031D0 (de)
IL (1) IL135044A (de)
WO (1) WO1999026142A1 (de)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7240157B2 (en) * 2001-09-26 2007-07-03 Ati Technologies, Inc. System for handling memory requests and method thereof
US7143243B2 (en) * 2003-05-29 2006-11-28 Via-Cyrix, Inc. Tag array access reduction in a cache memory
US20050071570A1 (en) * 2003-09-26 2005-03-31 Takasugl Robin Alexis Prefetch controller for controlling retrieval of data from a data storage device
US7120706B2 (en) * 2003-10-31 2006-10-10 Lucent Technologies Inc. Contention resolution in a memory management system
US7730531B2 (en) * 2005-04-15 2010-06-01 Microsoft Corporation System and method for detection of artificially generated system load
US7616218B1 (en) * 2005-12-05 2009-11-10 Nvidia Corporation Apparatus, system, and method for clipping graphics primitives
US8352709B1 (en) 2006-09-19 2013-01-08 Nvidia Corporation Direct memory access techniques that include caching segmentation data
US8601223B1 (en) 2006-09-19 2013-12-03 Nvidia Corporation Techniques for servicing fetch requests utilizing coalesing page table entries
US8347064B1 (en) 2006-09-19 2013-01-01 Nvidia Corporation Memory access techniques in an aperture mapped memory space
US8543792B1 (en) 2006-09-19 2013-09-24 Nvidia Corporation Memory access techniques including coalesing page table entries
US8700883B1 (en) 2006-10-24 2014-04-15 Nvidia Corporation Memory access techniques providing for override of a page table
US8707011B1 (en) 2006-10-24 2014-04-22 Nvidia Corporation Memory access techniques utilizing a set-associative translation lookaside buffer
US8607008B1 (en) 2006-11-01 2013-12-10 Nvidia Corporation System and method for independent invalidation on a per engine basis
US8533425B1 (en) 2006-11-01 2013-09-10 Nvidia Corporation Age based miss replay system and method
US8706975B1 (en) 2006-11-01 2014-04-22 Nvidia Corporation Memory access management block bind system and method
US8347065B1 (en) 2006-11-01 2013-01-01 Glasco David B System and method for concurrently managing memory access requests
US8504794B1 (en) 2006-11-01 2013-08-06 Nvidia Corporation Override system and method for memory access management
US8700865B1 (en) 2006-11-02 2014-04-15 Nvidia Corporation Compressed data access system and method
JP2008257508A (ja) * 2007-04-05 2008-10-23 Nec Electronics Corp キャッシュ制御方法およびキャッシュ装置並びにマイクロコンピュータ
US8464002B2 (en) * 2009-10-14 2013-06-11 Board Of Regents Of The University Of Texas System Burst-based cache dead block prediction
US10146545B2 (en) * 2012-03-13 2018-12-04 Nvidia Corporation Translation address cache for a microprocessor
US9880846B2 (en) 2012-04-11 2018-01-30 Nvidia Corporation Improving hit rate of code translation redirection table with replacement strategy based on usage history table of evicted entries
US10241810B2 (en) 2012-05-18 2019-03-26 Nvidia Corporation Instruction-optimizing processor with branch-count table in hardware
US8880476B2 (en) * 2012-06-28 2014-11-04 International Business Machines Corporation Low-overhead enhancement of reliability of journaled file system using solid state storage and de-duplication
US20140189310A1 (en) 2012-12-27 2014-07-03 Nvidia Corporation Fault detection in instruction translations
US10108424B2 (en) 2013-03-14 2018-10-23 Nvidia Corporation Profiling code portions to generate translations

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04125748A (ja) * 1990-09-18 1992-04-27 Fujitsu Ltd キャッシュメモリ制御方式
US5625793A (en) 1991-04-15 1997-04-29 International Business Machines Corporation Automatic cache bypass for instructions exhibiting poor cache hit ratio
US5423016A (en) 1992-02-24 1995-06-06 Unisys Corporation Block buffer for instruction/operand caches
JP3194201B2 (ja) 1992-02-24 2001-07-30 株式会社日立製作所 キャッシュモード選択方法
GB2273181A (en) 1992-12-02 1994-06-08 Ibm Cache/non-cache access control.
US5586294A (en) * 1993-03-26 1996-12-17 Digital Equipment Corporation Method for increased performance from a memory stream buffer by eliminating read-modify-write streams from history buffer
EP0782079A1 (de) 1995-12-18 1997-07-02 Texas Instruments Incorporated Stoss-Zugriff in Datenverarbeitungssystemen

Also Published As

Publication number Publication date
WO1999026142A1 (en) 1999-05-27
DE69814137D1 (de) 2003-06-05
EP1029280B1 (de) 2003-05-02
DE69814137T2 (de) 2004-03-18
ATE239254T1 (de) 2003-05-15
GB9724031D0 (en) 1998-01-14
US6470428B1 (en) 2002-10-22
IL135044A0 (en) 2001-05-20
AU1045399A (en) 1999-06-07
EP1029280A1 (de) 2000-08-23

Similar Documents

Publication Publication Date Title
US6470428B1 (en) Sequential memory access cache controller
KR100262906B1 (ko) 데이터 선인출 방법 및 시스템
KR100240911B1 (ko) 데이터 프리페치 방법, 캐시 라인 프리페치 방법 및 시스템(progressive data cache)
EP0604139B1 (de) Rechnersystem mit einem Vorausholungscachespeicher
US5265236A (en) Method and apparatus for increasing the speed of memory access in a virtual memory system having fast page mode
US6219760B1 (en) Cache including a prefetch way for storing cache lines and configured to move a prefetched cache line to a non-prefetch way upon access to the prefetched cache line
US6298424B1 (en) Computer system including priorities for memory operations and allowing a higher priority memory operation to interrupt a lower priority memory operation
US9208096B2 (en) Cache pre-fetching responsive to data availability
JPH06243039A (ja) キャッシュメモリシステムおよびマイクロプロセッサ内の命令を操作するための方法
JP3236287B2 (ja) マルチプロセッサシステム
JPH06266616A (ja) メモリアクセス制御装置
EP0772822B1 (de) Mikroprozessor mit pipeline-zugriffsanforderung zu einem externen speicher
US5511226A (en) System for generating snoop addresses and conditionally generating source addresses whenever there is no snoop hit, the source addresses lagging behind the corresponding snoop addresses
US5678025A (en) Cache coherency maintenance of non-cache supporting buses
JPH09160827A (ja) コールド・キャッシュ命令のプリフェッチ
US5367657A (en) Method and apparatus for efficient read prefetching of instruction code data in computer memory subsystems
CN1127693C (zh) 保持指令、数据高速缓存之间相关性的方法和设备
US5717894A (en) Method and apparatus for reducing write cycle wait states in a non-zero wait state cache system
US5737568A (en) Method and apparatus to control cache memory in multiprocessor system utilizing a shared memory
JPH06318174A (ja) キャッシュ・メモリ・システム及び主メモリに記憶されているデータのサブセットをキャッシュする方法
US5860150A (en) Instruction pre-fetching of a cache line within a processor
JPH10501914A (ja) 共用キャッシュ・メモリ装置
US6934810B1 (en) Delayed leaky write system and method for a cache memory
KR960007833B1 (ko) 고속 페이지 모드 선택을 위한 방법 및 장치
JPH07121443A (ja) 情報処理システム及びその動作方法

Legal Events

Date Code Title Description
FF Patent granted
MM9K Patent not in force due to non-payment of renewal fees