IES20020615A2 - A private branch exchange, and a method for selectively communicating the central processing unit with respective modules in the private branch exchange - Google Patents
A private branch exchange, and a method for selectively communicating the central processing unit with respective modules in the private branch exchangeInfo
- Publication number
- IES20020615A2 IES20020615A2 IE20020615A IES20020615A IES20020615A2 IE S20020615 A2 IES20020615 A2 IE S20020615A2 IE 20020615 A IE20020615 A IE 20020615A IE S20020615 A IES20020615 A IE S20020615A IE S20020615 A2 IES20020615 A2 IE S20020615A2
- Authority
- IE
- Ireland
- Prior art keywords
- primary
- location
- processing unit
- locations
- central processing
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04M—TELEPHONIC COMMUNICATION
- H04M9/00—Arrangements for interconnection not involving centralised switching
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Communication Control (AREA)
- Computer And Data Communications (AREA)
Abstract
A PBX (1) comprises a central processing unit (2) for controlling the PBS (1). A plurality of modules (6) for facilitating expansion of the PBX (1) are connectable into the PBX (1) at respective selectively addressable primary locations (4) through socket connectors (5) and communicate with the central processing unit (2) through a main communicating bus (8) using SPI communication protocol. Registers (14) at the respective primary locations (4) store corresponding primary codes of the primary locations which identify the respective modules (6) connected at those primary locations. A plurality of secondary locations (15) in each module (6) are addressable through a programmable logic device (17) by the central processing unit (2). A comparing circuit (19) compares a primary code on chip select tracks (13) of the main bus (8) with the stored primary code in the register (14) for determining iif the module (6) is being addressed. A reading circuit (20) reads the first eight bits of data of communication after selection of a module (6) for determining the secondary location (15) which is to be addressed by the central processing unit (2). A main switch circuit (23) the selected secondary location (15) to the central processing unit (2)n and a secondary switch (27) switches a chip enable track (12) of the main bus (8) to the main switch circuit (23) for switching to the selected secondary location (15). <Figures 1 & 2>
Description
The present invention relates to a private branch exchange (PBX), and in particular 5 to a PBX having a central processing unit and a plurality of locations for receiving plug-in modules whereby the central processing unit is selectively communicable with the plug-in modules.
According to the invention, there is provided a PBX having a central processing unit 10 and a plurality of selectively addressable primary locations for receiving respective plug-in modules, wherein each module comprises a plurality of selectively addressable secondary locations, a bus interconnecting the central processing unit with the primary locations for communicating the central processing unit with the respective modules at the primary locations in a desired communication protocol, the 15 bus comprising an at least two parallel chip select tracks for carrying a binary code corresponding to a primary code of a selected one of the primary locations for selecting the module plugged into the primary location, appropriate number of serial data tracks for communicating data in the desired communication protocol, a chip enable track for carrying a chip enable signal for enabling a selected one of the 20 secondary locations of a module in a selected primary location for enabling data transfer between the secondary location and the central processing unit, a releasable connecting means at each primary location for connecting a module to the bus at the primary location, a programmable logic device connected to the connecting means at least some of the primary locations, each programmable logic device comprising a comparing means for comparing a code on the chip select w mu— »HWi -Mtt | ist a —1__—j
IE Ο 2 06 1 5 tracks with the primary code of the primary location to which the programmable logic device is connected, a reading means responsive to the comparing means detecting a chip select code corresponding to the primary code of the primary location for reading a secondary address at a predetermined location in a data signal received from the central processing unit for identifying the secondary location in the module with which data is to be transferred the central processing unit, a main switch means for switching data signals between the central processing unit and the addressed secondary location in response to the secondary address, and a secondary switch means responsive to the secondary address read from the predetermined location in the data signal for switching the selected secondary locations to the chip enable track for applying the chip enable signal thereon to the secondary location.
In one embodiment of the invention, the secondary switch means is responsive to the chip select signal remaining on the chip select tracks for retaining the selected secondary locations switched through to the chip enable track.
In one embodiment of the invention, three chip select tracks are provided for providing seven primary address codes.
In another embodiment of the invention, three bits of the data signal at the predetermined location are reserved for the secondary address for facilitating addressing of seven selected secondary locations.
In a further embodiment of the invention, the predetermined location of the data signal is provided in the first eight bits of the data word, and preferably, the
IE Ο 2 06 1 5 secondary address is provided by the three least significant bits (LSBs) of the first eight bits of the data word.
Preferably, the programmable logic devices are incorporated in at least some ofthe modules, and preferably, in all of the modules, one programmable logic device being provided in each of the modules.
Additionally, the invention provides a method for selectively communicating between a central processing unit of a PBX and a plurality of modules releasably plugged into io a plurality of selectively addressable primary locations, wherein each module comprises a plurality of selectively addressable secondary locations, the method comprising the steps of providing a bus interconnecting the PBX with the respective primary locations, wherein each bus is provided with at least two parallel chip select tracks for carrying a binary code corresponding to a primary code of a selected one of the primary locations for selecting a module plugged into the primary location, an appropriate number of data tracks for communicating in the desired communicating protocol, a chip enable track for carrying a chip enable signal for enabling a selected one of the secondary locations for the transfer of data between the selected secondary location and the central processing unit, a clock track for carrying a carrying a clock signal, the method comprising the further steps of comparing a code received on the chip select tracks with the primary code of the primary location for determining if the primary location is being addressed, reading a secondary address at a predetermined location in a data signal communicated to the module at the selected primary location for identifying the secondary location with which data is to be transferred between the central processing unit and the secondary location,
IEO 2 06 1 5 switching the selected secondary location to each data track, and switching the selected secondary location to the chip enable track for enabling the selected secondary location for the commencement of data transfer.
Preferably, the selected secondary location is switched to the chip enable track for so long as the chip select signal of the primary location to which the module is connected remains on the chip select tracks.
The invention will be more clearly understood from the following description of an to embodiment thereof, which is given by way of example only, with reference to the accompanying drawings in which:
Fig. 1 is a block representation of a PBX according to the invention, and
Fig. 2 is a circuit diagram of a module of the PBX illustrated connected into the PBX.
Referring to the drawings, there is illustrated a PBX according to the invention indicated generally by the reference numeral 1. The PBX comprises a central 20 processing unit 2 which controls the operation of the PBX 1 as well as the setting up of connections between respective extension lines, and between the respective extension lines and exchange lines. Such PBXs will be well known to those skilled in the art, and it is not intended to describe the actual functioning of the PBX 1 for switching calls between extension lines and extension and exchange lines. The
PBX 1 comprises a plurality of primary locations 4, each comprising a multiple
ΙΕΟ 2 06 1 5 contact socket 5 for selectively and releasably receiving modules 6 which operate under the control of the microprocessor 1 for controlling the functioning of various aspects of the PBX 1. For example, some of the modules 6 may control the switching operation between a bank of, for example, eight extension lines, while others may control the switching of exchange lines to respective extension lines controlled under the operation of respective modules 6, while other modules may control other housekeeping functions of the PBX 1 and certain features of respective feature telephones connected to the PBX 1. The operation of such PBXs with modules under the control of a central processing unit will be well known to those io skilled in the art, and it is not intended to describe the actual functions of the modules 6.
A main communicating bus 8 interconnects the central processing unit 2 with the respective sockets 5 at the primary locations 4 for interconnecting modules 6 which are plugged into sockets 5 at the respective primary locations 4 with the central processing unit 2. In this embodiment of the invention, communication between the central processing unit and the respective modules 6 is carried out under SPI communications protocol, and the main communicating bus 8 comprises two serial data tracks 9 and 10, namely, a data in track 9 and a data out track 10, a clock track
11 for a clock signal, a chip enable track 12 for carrying a chip enable signal for enabling the commencement of data transfer between the addressed module 6 and the central processing unit 2. The main communicating bus 8 also comprises three parallel chip select tracks 13 for carrying three bit primary address codes for selecting the module 6 at a selected primary location 8, the primary address code of which corresponds to the primary address code on the chip select tracks 13. The
ΙΕΟ 2 06 1 5 data tracks 9 and 10, the clock track 11, the chip enable track 12 and the chip select tracks 13 are connected to the sockets 5 at the respective primary locations 4. Each primary location is provided with a three bit address stored in a register 14 at the primary location 4, and the register 14 is connected to the socket 5 by three wires corresponding to the respective bits for in turn connecting to a module 6 connected to the socket 5.
Each module 6 comprises a plurality of selectively addressable secondary locations 15, which may be controllers or other suitable devices for controlling corresponding parts of the modules 6. The devices located at the secondary locations 15 may, for example, be a Sicofi device, an SPCX device, an EEPROM, or any other such device which would typically be located in such a module for communication with a central processing unit and for operating under the control of the central processing unit. A programmable logic device 17 in each module 6 is connected to the register
14 of the primary location through the socket 5 for reading the primary code therefrom, and is connected to the main communicating bus 8 through the socket 5. The programmable logic devices reads signals from the main communicating bus 8 through the socket 5 for determining if the module 6 is being addressed and the secondary location 15 of the module 6 being addressed, and the programmable logic device 17 controls the transfer of data with the secondary location being addressed. The programmable logic device 17 may also be addressed by the central processing unit 2 and will itself communicate with the central processing unit 2.
The programmable logic device 17 of each module 6 comprises a comparing means, namely, a comparing circuit 19 for comparing the three bit codes on the three chip
ΙΕΟ2 06 ι 5 select tracks 13 with the stored three bit primary code in the register 14. On the comparing circuit 19 determining that a primary code on the chip select tracks 13 corresponds with the stored primary code in the register 14, a reading means, namely, a reading circuit 20 reads the first eight bits of data being transmitted on the data in track 9 to the module 6 for reading a secondary address code provided in the three least significant bits ofthe first eight bits of data for identifying the secondary location 15 with which data is to be transferred with the central processing unit 2.
A switching circuit 22 in the programmable logic device 17 comprises a main switch means, namely, a seven position main switch circuit 23 for switching the addressed secondary location 15 through to the data buses 9 and 10 for the transfer of data between the address secondary location 15 and the central processing unit 2. Serial data from the data in track 9 is transferred from the reading circuit 20 to the main switching circuit 22, and in turn to the main switch circuit 23 on a serial line 24, while a serial line 25 communicates serial data on the data out track 10 between the reading circuit 20 and the switching circuit 22 and in turn the main switch circuit 23.
A secondary switch means, namely, a secondary switch 27 in the switching circuit 22 switches the chip enable signal from the chip enable track 12 to the main switch circuit 23, which in turn switches the chip enable signal to the selected one of the secondary locations 15. The secondary switch 27is operable under the control of the comparing circuit 19, and is held closed under the control ofthe comparing circuit 19 for so long as the primary address code of the primary location 4 into which the module 6 is plugged remains on the chip select tracks 13. In this way the chip enable signal is transferred through to the selected location 15, and is held switched
ΙΕΟ 2 06 1 5 through to the selected central location 15 for so long as the primary address code remains on the chip select tracks 13. The chip enable signal from the chip enable track 12 is also read by the reading circuit 20 for determining the commencement of data transfer between the central processing unit 2 and the selected secondary location 15.
In use, as modules 6 are connected into the PBX 1 at primary locations 4 thereof, as the PBX 1 is being expanded to, for example, handle a larger number of extension lines or exchange lines or for handling other aspects of communication or operation to of feature telephones connected to the PBX 1, the identity and the primary location to which each module is connected is written to the central processing unit 2, so that the central processing unit 2 can address the module by the three bit primary code of the primary location 4 on the chip select tracks 13. Ona primary code being placed on the chip select tracks 13 by the central processing unit 2, each module connected to a primary location 4 compares the primary code with the primary code of the primary location 4 stored in the register 14 to which the module 6 is connected. On the comparing circuit 19 of the primary logic device 17 determining that the primary code corresponds with the primary code of the primary location 4, and on the chip enable signal going low, indicating the commencement of data transfer, the reading circuit 20 of the programmable logic device 17 reads the first eight bits of data on the data in track 9 for determining the secondary address of the secondary location 15 being addressed by the central processing unit 2. In response to the secondary address the main switch circuit 23 is operated for switching the selected secondary location 15 to the data buses 9 and 10 for transfer of data between the central processing unit 2 and the selected secondary location 15.
IEO 2 06 15
Additionally, the secondary switch 27 is operated for switching the chip enable signal from the chip enable track 12 directly to the selected secondary location 15. The secondary switch 27 is held closed under the control of the comparing circuit 19 for so long as the primary code of the primary location 4 remains on the chip select tracks 13. Thus, data is transferred between the central processing unit 2 and the selected secondary location 15. By retaining the chip enable track 12 connected through to the selected secondary location 15 during the transfer of data between the central processing unit 2 and the secondary location 15 the chip enable signal 12 io may be toggled by the central processing unit for carrying out specific data transfers in accordance with predetermined protocols between the central processing unit 2 and the selected secondary location 15 after data transfer has commenced.
On the transfer of data being completed, the central processing unit 2 pulls the signal on the chip enable track 12 high indicating termination of data transfer.
Additionally, the three bit primary code is removed from the chip select tracks 13 and the secondary switch 27 is opened.
Communication is re-established between the central processing unit 2 and a selected one of the secondary locations 15 of the module 6 at the primary location 4 by applying the appropriate three bit primary code to the chip select tracks 13, and communication commences again as already described. Needless to say, other modules connected to other primary locations 4 are addressed and operate in a similar manner when the primary codes corresponding to those primary locations 4 into which other modules 6 are connected is applied by the central processing unit 2
IE Ο 2 08 1 5 to the chip select tracks 12.
While the main communicating bus has been described as comprising three chip select tracks, any number of chip select tracks may be provided from two upwards.
The greater the number of tracks the higher the primary code which can be applied, and thus the greater number of primary locations 4 which may be selectively addressed. In this embodiment of the invention, by providing three chip select tracks 13, seven primary locations can be selectively addressed allowing for one default value of the primary code, which typically is zero, zero, zero. Indeed, in certain io cases a single chip select track may be provided, however, this would only provide for selectively addressing two primary locations without a default value.
It will also be appreciated that the secondary address code of the respective secondary locations in each module may be provided by any number of bits, from one upwards. The more bits which are provided, the greater the number of secondary locations which may be addressed. By providing three bits in the data word being transferred provides for seven secondary locations 15 to be addressed, allowing for one default value, which typically is zero, zero, zero.
While communication between the central processing unit and the modules connected to the primary locations 4 has been described as being carried out under the SPI communications protocol, any other suitable communications protocol may be used, and it will of course be appreciated by those skilled in the art that the number of data tracks and the need for a chip enable track will be dependent on the communications protocol being used.
IE ο 2 06 1 5
The invention is not limited to the embodiment hereinbefore described which may be varied in construction and detail.
F.F GORMAN & CO.
IE 0 2 06 1 5
Claims (6)
1. A PBX having a central processing unit and a plurality of selectively addressable primary locations for receiving respective plug-in modules, wherein each module comprises a plurality of selectively addressable secondary locations, a 5 bus interconnecting the central processing unit with the primary locations for communicating the central processing unit with the respective modules at the primary locations in a desired communication protocol, the bus comprising an at least two parallel chip select tracks for carrying a binary code corresponding to a primary code of a selected one of the primary locations for selecting the module 10 plugged into the primary location, appropriate number of serial data tracks for communicating data in the desired communication protocol, a chip enable track for carrying a chip enable signal for enabling a selected one of the secondary locations of a module in a selected primary location for enabling data transfer between the secondary location and the central processing unit, a releasable connecting means 15 at each primary location for connecting a module to the bus at the primary location, a programmable logic device connected to the connecting means at least some of the primary locations, each programmable logic device comprising a comparing means for comparing a code on the chip select tracks with the primary code of the primary location to which the programmable logic device is connected, a reading means 20 responsive to the comparing means detecting a chip select code corresponding to the primary code of the primary location for reading a secondary address at a predetermined location in a data signal received from the central processing unit for identifying the secondary location in the module with which data is to be transferred with the central processing unit, a main switch means for switching data signals 25 between the central processing unit and the addressed secondary location in ΙΕΟ 2 06 1 5 response to the secondary address, and a secondary switch means responsive to the secondary address read from the predetermined location in the data signal for switching the selected secondary locations to the chip enable track for applying the chip enable signal thereon to the secondary location.
2. A PBX as claimed in Claim 1 in which the secondary switch means is responsive to the chip select signal remaining on the chip select tracks for retaining the selected secondary locations switched through to the chip enable track. 10
3. A PBX substantially as described herein with reference to and as illustrated in the accompanying drawings.
4. A method for selectively communicating between a central processing unit of a PBX and a plurality of modules releasably plugged into a plurality of selectively 15 addressable primary locations, wherein each module comprises a plurality of selectively addressable secondary locations, the method comprising the steps of providing a bus interconnecting the PBX with the respective primary locations, wherein each bus is provided with at least two parallel chip select tracks for carrying a binary code corresponding to a primary code of a selected one of the primary 20 locations for selecting a module plugged into the primary location, an appropriate number of data tracks for communicating in the desired communicating protocol, a chip enable track for carrying a chip enable signal for enabling a selected one of the secondary locations for the transfer of data between the selected secondary location and the central processing unit, a clock track for carrying a clock signal, the method 25 comprising the further steps of comparing a code received on the chip select tracks !E Ο 2 06 1 5 with the primary code of the primary location for determining if the primary location is being addressed, reading a secondary address at a predetermined location in a data signal communicated to the module at the selected primary location for identifying the secondary location with which data is to be transferred between the central
5. Processing unit and the secondary location, switching the selected secondary location to each data track, and switching the selected secondary location to the chip enable track for enabling the selected secondary location for the commencement of data transfer.
6. 10 5. A method for selectively communicating between a central processing unit of a PBX and a plurality of modules releasably plugged into a plurality of selectively addressable primary locations of the PBX, the method being substantially as described herein with reference to and as illustrated in the accompanying drawings.
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| IE20020615A IES20020615A2 (en) | 2002-07-25 | 2002-07-25 | A private branch exchange, and a method for selectively communicating the central processing unit with respective modules in the private branch exchange |
| IE2003/0544A IE84389B1 (en) | 2003-07-23 | A private branch exchange, and a method for selectively communicating a central processing unit with respective modules connected to the private branch exchange | |
| GB0317473A GB2391423B (en) | 2002-07-25 | 2003-07-25 | A private branch exchange,and a method for selectively communicating a central processing unit with respective modules connected to the private branch exchang |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| IE20020615A IES20020615A2 (en) | 2002-07-25 | 2002-07-25 | A private branch exchange, and a method for selectively communicating the central processing unit with respective modules in the private branch exchange |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| IES20020615A2 true IES20020615A2 (en) | 2004-01-28 |
Family
ID=27772936
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| IE20020615A IES20020615A2 (en) | 2002-07-25 | 2002-07-25 | A private branch exchange, and a method for selectively communicating the central processing unit with respective modules in the private branch exchange |
Country Status (2)
| Country | Link |
|---|---|
| GB (1) | GB2391423B (en) |
| IE (1) | IES20020615A2 (en) |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CA1146680A (en) * | 1980-05-08 | 1983-05-17 | Fahim Ahmed | Modular telecommunications system |
| JPS60240294A (en) * | 1984-05-07 | 1985-11-29 | デイ−・エイ・ヴイ・アイ・デイ−・システムズ・インコ−ポレ−テツド | Digital pbx switch |
| CA1244923A (en) * | 1985-11-20 | 1988-11-15 | Gerald Molnar | Expansion port for use in a communication system |
| DE4128811A1 (en) * | 1991-08-30 | 1993-03-04 | Standard Elektrik Lorenz Ag | EXTENSION SYSTEM |
| US7139375B2 (en) * | 2001-12-24 | 2006-11-21 | Lg-Nortel Co., Ltd. | Highway expansion apparatus for key telephone system and operation method thereof |
-
2002
- 2002-07-25 IE IE20020615A patent/IES20020615A2/en not_active IP Right Cessation
-
2003
- 2003-07-25 GB GB0317473A patent/GB2391423B/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| GB0317473D0 (en) | 2003-08-27 |
| IE20030544A1 (en) | 2004-01-28 |
| GB2391423B (en) | 2005-12-14 |
| GB2391423A (en) | 2004-02-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0233373A2 (en) | Programmable communication card | |
| US5805921A (en) | Enhanced integrated device electronics (EIDE) interface for controlling communication between CPU and nine storage drives including tape drive, CD-ROM drive, and seven hard disk drives | |
| US6483183B1 (en) | Integrated circuit (IC) package with a microcontroller having an n-bit bus and up to n-pins coupled to the microcontroller | |
| WO2003005050B1 (en) | Method and apparatus for optimized parallel testing and access of electronic circuits | |
| EP0335848A1 (en) | Packet data switch for transferring data packets from one or a plurality of incoming data links to one or a plurality of outgoing data links | |
| JPS6025399A (en) | Peripheral control system for switching system of digital signal and peripheral control system for switching system | |
| US5664123A (en) | Digital communication I/O port | |
| UA40626C2 (en) | Method of authenticity verification of information carrier and unit for its implementation | |
| IES20020615A2 (en) | A private branch exchange, and a method for selectively communicating the central processing unit with respective modules in the private branch exchange | |
| IES83266Y1 (en) | A private branch exchange, and a method for selectively communicating the central processing unit with respective modules in the private branch exchange | |
| IE20020615U1 (en) | A private branch exchange, and a method for selectively communicating the central processing unit with respective modules in the private branch exchange | |
| JPS59205863A (en) | Programmable encoding/decoding device | |
| IE84389B1 (en) | A private branch exchange, and a method for selectively communicating a central processing unit with respective modules connected to the private branch exchange | |
| US5548778A (en) | System for assigning device to be connected to computer when address from computer is effective by comparing address for entire memory space and found coincided | |
| KR100295640B1 (en) | Data flow control unit between different bus system | |
| US5802601A (en) | Interface between a memory having a given number of address inputs and a processor having fewer address outputs, and processor and memory equipped accordingly | |
| KR100798583B1 (en) | Apparatus and method of serial communication interface | |
| KR970000065B1 (en) | Space division switch | |
| US4587613A (en) | Microprocessor control system with a bit/byte memory array | |
| KR950004949B1 (en) | High speed transceiving circuit in keyphone system | |
| KR970002187B1 (en) | Register file memory structure having multi-port | |
| JP3033681B2 (en) | Address bus method | |
| JP2551327B2 (en) | Real chip modeler | |
| US20020094704A1 (en) | Arrangement for the identification of the logical composition of a modular system | |
| JPH11202911A (en) | Interface unit for programmable controller |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MK9A | Patent expired |