IE38484B1 - A memory unit for connection to a central processor unit and interconnecting bus and computer systems incorporating the same - Google Patents
A memory unit for connection to a central processor unit and interconnecting bus and computer systems incorporating the sameInfo
- Publication number
- IE38484B1 IE38484B1 IE181373A IE181373A IE38484B1 IE 38484 B1 IE38484 B1 IE 38484B1 IE 181373 A IE181373 A IE 181373A IE 181373 A IE181373 A IE 181373A IE 38484 B1 IE38484 B1 IE 38484B1
- Authority
- IE
- Ireland
- Prior art keywords
- unit
- bus
- address
- lines
- memory
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
- Multi Processors (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US29581072A | 1972-10-10 | 1972-10-10 |
Publications (2)
Publication Number | Publication Date |
---|---|
IE38484L IE38484L (en) | 1974-04-10 |
IE38484B1 true IE38484B1 (en) | 1978-03-29 |
Family
ID=23139321
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
IE181373A IE38484B1 (en) | 1972-10-10 | 1973-10-10 | A memory unit for connection to a central processor unit and interconnecting bus and computer systems incorporating the same |
Country Status (5)
-
1972
- 1972-10-09 CA CA182,938A patent/CA995821A/en not_active Expired
-
1973
- 1973-10-09 JP JP11377873A patent/JPS4994237A/ja active Pending
- 1973-10-10 GB GB4734973A patent/GB1442167A/en not_active Expired
- 1973-10-10 DE DE19732350883 patent/DE2350883A1/de not_active Ceased
- 1973-10-10 IE IE181373A patent/IE38484B1/xx unknown
Also Published As
Publication number | Publication date |
---|---|
JPS4994237A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1974-09-06 |
DE2350883A1 (de) | 1974-04-18 |
IE38484L (en) | 1974-04-10 |
CA995821A (en) | 1976-08-24 |
GB1442167A (en) | 1976-07-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5359717A (en) | Microprocessor arranged to access a non-multiplexed interface or a multiplexed peripheral interface | |
KR100311982B1 (en) | Data processing system and image processing system | |
IE822859L (en) | Multi processing interupt arrangement | |
GB1462690A (en) | Computer comprising three data processors | |
GB1318673A (en) | Digital data multiprocessor system | |
IE36763B1 (en) | Data processing system | |
EP0378427A3 (en) | High speed data transfer on a computer system bus | |
GB2143060A (en) | Data processing system | |
EP0368655A3 (en) | Communication system using a common memory | |
EP0094042A3 (en) | Data processing apparatus wherein a system bus is shared by two or more circuits | |
US4593350A (en) | Distributed processor with periodic data transfer from each memory to like addresses of all other memories | |
GB1437985A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
EP0217479A3 (en) | Information processing unit | |
IE38484B1 (en) | A memory unit for connection to a central processor unit and interconnecting bus and computer systems incorporating the same | |
GB1190473A (en) | Improvements in and relating to Computer Systems. | |
GB1485758A (en) | Computer systems | |
SE9203016L (sv) | Signalbehandlingssystem med delat dataminne | |
US5060138A (en) | Apparatus for use with a computing device for generating a substitute acknowledgement to an input when the computing device is in an operational hiatus | |
US4342989A (en) | Dual CRT control unit synchronization system | |
GB1520484A (en) | Data processing system | |
JPS57196334A (en) | Memory interface | |
JPS53112625A (en) | Bus occupation control system | |
KR900005452B1 (ko) | 마이크로 프로세서의 데이터 처리속도를 개선한 회로 | |
JPS559278A (en) | Constitution system of bus line for information processor | |
SU572777A1 (ru) | Устройство управлени дл сопр жени вычислительных машин |