HRP20161316T1 - Postupci i sustavi raspoređivanja prekida kod višenitnih procesora - Google Patents

Postupci i sustavi raspoređivanja prekida kod višenitnih procesora Download PDF

Info

Publication number
HRP20161316T1
HRP20161316T1 HRP20161316TT HRP20161316T HRP20161316T1 HR P20161316 T1 HRP20161316 T1 HR P20161316T1 HR P20161316T T HRP20161316T T HR P20161316TT HR P20161316 T HRP20161316 T HR P20161316T HR P20161316 T1 HRP20161316 T1 HR P20161316T1
Authority
HR
Croatia
Prior art keywords
priority
thread
interrupt
task
lowest
Prior art date
Application number
HRP20161316TT
Other languages
English (en)
Croatian (hr)
Inventor
Erich James Plondke
Lucian Codrescu
Original Assignee
Qualcomm Incorporated
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Incorporated filed Critical Qualcomm Incorporated
Publication of HRP20161316T1 publication Critical patent/HRP20161316T1/hr

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • G06F9/48Program initiating; Program switching, e.g. by interrupt
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • G06F9/48Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806Task transfer initiation or dispatching
    • G06F9/4812Task transfer initiation or dispatching by interrupt, e.g. masked
    • G06F9/4818Priority circuits therefor

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Debugging And Monitoring (AREA)
  • Telephone Function (AREA)
HRP20161316TT 2008-09-19 2009-09-16 Postupci i sustavi raspoređivanja prekida kod višenitnih procesora HRP20161316T1 (hr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US12/233,688 US8656145B2 (en) 2008-09-19 2008-09-19 Methods and systems for allocating interrupts in a multithreaded processor
PCT/US2009/057123 WO2010033569A1 (en) 2008-09-19 2009-09-16 Methods and systems for allocating interrupts in a multithreaded processor
EP09792600.0A EP2347334B1 (en) 2008-09-19 2009-09-16 Methods and systems for allocating interrupts in a multithreaded processor

Publications (1)

Publication Number Publication Date
HRP20161316T1 true HRP20161316T1 (hr) 2017-02-10

Family

ID=41258767

Family Applications (1)

Application Number Title Priority Date Filing Date
HRP20161316TT HRP20161316T1 (hr) 2008-09-19 2009-09-16 Postupci i sustavi raspoređivanja prekida kod višenitnih procesora

Country Status (9)

Country Link
US (1) US8656145B2 (https=)
EP (1) EP2347334B1 (https=)
JP (2) JP5575774B2 (https=)
KR (1) KR101346135B1 (https=)
CN (1) CN102150135B (https=)
HR (1) HRP20161316T1 (https=)
SM (1) SMT201600453B (https=)
TW (1) TW201023043A (https=)
WO (1) WO2010033569A1 (https=)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101739242B (zh) * 2009-11-27 2013-07-31 深圳中微电科技有限公司 一种流数据处理方法及流处理器
CN101976206B (zh) * 2010-10-28 2016-04-20 北京中星微电子有限公司 一种中断处理方法和装置
US8713235B2 (en) * 2011-05-02 2014-04-29 Fairchild Semiconductor Corporation Low latency interrupt collector
KR20130021637A (ko) * 2011-08-23 2013-03-06 삼성전자주식회사 멀티 코어 시스템의 인터럽트 할당 방법 및 장치
DE102012220365A1 (de) * 2011-11-10 2013-05-16 Nvidia Corp. Aufgabe-Thread-Feld-Granularität-Ausführung-Präemption
US9411641B2 (en) * 2012-10-04 2016-08-09 Lawrence J. Dickson Method and apparatus implemented in processors for real-time scheduling and task organization based on response time order of magnitude
US10089142B2 (en) * 2013-08-21 2018-10-02 Hasso-Plattner-Institut Fur Softwaresystemtechnik Gmbh Dynamic task prioritization for in-memory databases
US9460033B2 (en) * 2013-12-27 2016-10-04 Cavium, Inc. Apparatus and method for interrupt collecting and reporting status and delivery information
US9417876B2 (en) * 2014-03-27 2016-08-16 International Business Machines Corporation Thread context restoration in a multithreading computer system
US9665398B2 (en) * 2014-05-30 2017-05-30 Apple Inc. Method and apparatus for activity based execution scheduling
US9396089B2 (en) 2014-05-30 2016-07-19 Apple Inc. Activity tracing diagnostic systems and methods
US9760511B2 (en) * 2014-10-08 2017-09-12 International Business Machines Corporation Efficient interruption routing for a multithreaded processor
US9753766B2 (en) * 2014-11-25 2017-09-05 Raytheon Company Apparatus and method for allocating resources using prioritization of requests and updating of requests
US10248463B2 (en) * 2015-02-13 2019-04-02 Honeywell International Inc. Apparatus and method for managing a plurality of threads in an operating system
WO2017054139A1 (en) * 2015-09-29 2017-04-06 Shannon Systems Ltd. Methods for processing return entities associated with multiple requests in single interrupt service routine thread and apparatuses using the same
CN107193761B (zh) * 2016-03-15 2021-07-27 厦门旌存半导体技术有限公司 队列优先级仲裁的方法与装置
US10069949B2 (en) 2016-10-14 2018-09-04 Honeywell International Inc. System and method for enabling detection of messages having previously transited network devices in support of loop detection
US10261799B2 (en) 2017-02-28 2019-04-16 International Business Machines Corporation Programmatic implicit multithreading
CN109213581B (zh) * 2017-07-05 2021-06-08 上海寒武纪信息科技有限公司 一种数据处理装置和方法
CN109583577B (zh) 2017-09-29 2021-04-23 上海寒武纪信息科技有限公司 运算装置及方法
CN107578014B (zh) 2017-09-06 2020-11-03 上海寒武纪信息科技有限公司 信息处理装置及方法
US20200110635A1 (en) 2017-07-05 2020-04-09 Shanghai Cambricon Information Technology Co., Ltd. Data processing apparatus and method
WO2019007406A1 (zh) * 2017-07-05 2019-01-10 上海寒武纪信息科技有限公司 一种数据处理装置和方法
US10810086B2 (en) 2017-10-19 2020-10-20 Honeywell International Inc. System and method for emulation of enhanced application module redundancy (EAM-R)
KR102408961B1 (ko) * 2017-10-23 2022-06-13 삼성전자주식회사 처리가 지연되고 있는 태스크의 처리 방법 및 이를 지원하는 전자 장치
US10423550B2 (en) * 2017-10-25 2019-09-24 International Business Machines Corporation Managing efficient selection of a particular processor thread for handling an interrupt
TWI639955B (zh) * 2017-11-06 2018-11-01 晨星半導體股份有限公司 多處理器系統及其處理器管理方法
KR102442921B1 (ko) 2017-12-11 2022-09-13 삼성전자주식회사 디지털 시그널 프로세서(dsp)의 태스크 관리 효율을 높일 수 있는 전자 장치
US20190196867A1 (en) * 2017-12-21 2019-06-27 Qualcomm Incorporated System and method of priority-based interrupt steering
US10783026B2 (en) 2018-02-15 2020-09-22 Honeywell International Inc. Apparatus and method for detecting network problems on redundant token bus control network using traffic sensor
US10691490B2 (en) * 2018-07-06 2020-06-23 Apple Inc. System for scheduling threads for execution
CN109117260B (zh) * 2018-08-30 2021-01-01 百度在线网络技术(北京)有限公司 一种任务调度方法、装置、设备和介质
KR102623397B1 (ko) 2023-04-07 2024-01-10 메티스엑스 주식회사 매니코어 시스템
KR102644719B1 (ko) 2023-04-07 2024-03-08 메티스엑스 주식회사 다중 스레드의 비동기적인 실행이 가능한 매니코어 시스템

Family Cites Families (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4636944A (en) * 1984-01-17 1987-01-13 Concurrent Computer Corporation Multi-level priority micro-interrupt controller
US4804348A (en) 1987-08-05 1989-02-14 Bondi Francesco Animated toy puppet theater
US5197138A (en) * 1989-12-26 1993-03-23 Digital Equipment Corporation Reporting delayed coprocessor exceptions to code threads having caused the exceptions by saving and restoring exception state during code thread switching
US5613128A (en) * 1990-12-21 1997-03-18 Intel Corporation Programmable multi-processor interrupt controller system with a processor integrated local interrupt controller
JPH04302353A (ja) * 1991-03-29 1992-10-26 Toshiba Corp 対称形マルチプロセッサ計算機のタイマ割込み方式
US5515538A (en) * 1992-05-29 1996-05-07 Sun Microsystems, Inc. Apparatus and method for interrupt handling in a multi-threaded operating system kernel
JPH06159941A (ja) 1992-11-24 1994-06-07 Kawasaki Steel Corp 電気炉水冷式出滓口構造
US5511200A (en) * 1993-12-01 1996-04-23 Intel Corporation Method and apparatus for providing an enhanced programmable priority interrupt controller
EP0827085B1 (en) * 1996-08-20 2006-03-29 Compaq Computer Corporation Method and apparatus for distributing interrupts in a scalable symmetric multiprocessor system without changing the bus width or bus protocol
US6567839B1 (en) * 1997-10-23 2003-05-20 International Business Machines Corporation Thread switch control in a multithreaded processor system
US6295573B1 (en) * 1999-02-16 2001-09-25 Advanced Micro Devices, Inc. Point-to-point interrupt messaging within a multiprocessing computer system
US8041754B1 (en) * 2000-01-22 2011-10-18 Intel Corporation Establishing thread priority in a processor or the like
JP4302353B2 (ja) 2002-01-25 2009-07-22 マスプロ電工株式会社 保安器
US20060212869A1 (en) 2003-04-14 2006-09-21 Koninklijke Philips Electronics N.V. Resource management method and apparatus
JP2005004562A (ja) 2003-06-13 2005-01-06 Canon Inc マルチプロセッサシステム、マルチプロセッサシステムの制御方法、およびマルチプロセッサシステムの制御プログラム
US7774585B2 (en) * 2003-11-12 2010-08-10 Infineon Technologies Ag Interrupt and trap handling in an embedded multi-thread processor to avoid priority inversion and maintain real-time operation
US7487503B2 (en) * 2004-08-12 2009-02-03 International Business Machines Corporation Scheduling threads in a multiprocessor computer
JP2006243865A (ja) 2005-03-01 2006-09-14 Seiko Epson Corp プロセッサおよび情報処理方法
US8195922B2 (en) 2005-03-18 2012-06-05 Marvell World Trade, Ltd. System for dynamically allocating processing time to multiple threads
US7260663B2 (en) * 2005-04-07 2007-08-21 International Business Machines Corporation System and method for presenting interrupts
US7552236B2 (en) * 2005-07-14 2009-06-23 International Business Machines Corporation Routing interrupts in a multi-node system
US7702889B2 (en) * 2005-10-18 2010-04-20 Qualcomm Incorporated Shared interrupt control method and system for a digital signal processor
US7913255B2 (en) * 2005-10-20 2011-03-22 Qualcomm Incorporated Background thread processing in a multithread digital signal processor
JP4222370B2 (ja) * 2006-01-11 2009-02-12 セイコーエプソン株式会社 デバッグ支援装置及びデバッグ処理方法をコンピュータに実行させるためのプログラム
US20070266231A1 (en) 2006-05-15 2007-11-15 Huey-Tyug Chua Portable Electronic Device and Method for Loading Resource Data of the Portable Electronic Device
US7870372B2 (en) * 2006-08-14 2011-01-11 Marvell World Trade Ltd. Interrupt handling

Also Published As

Publication number Publication date
JP5575774B2 (ja) 2014-08-20
US8656145B2 (en) 2014-02-18
US20100077399A1 (en) 2010-03-25
SMT201600453B (it) 2017-01-10
EP2347334B1 (en) 2016-09-14
KR101346135B1 (ko) 2013-12-31
KR20110081987A (ko) 2011-07-15
JP2014179119A (ja) 2014-09-25
CN102150135A (zh) 2011-08-10
JP2012503254A (ja) 2012-02-02
CN102150135B (zh) 2015-02-11
TW201023043A (en) 2010-06-16
JP5792351B2 (ja) 2015-10-07
WO2010033569A1 (en) 2010-03-25
EP2347334A1 (en) 2011-07-27

Similar Documents

Publication Publication Date Title
HRP20161316T1 (hr) Postupci i sustavi raspoređivanja prekida kod višenitnih procesora
CN103336718B (zh) 一种gpu线程调度优化方法
CN106257411B (zh) 单指令多线程计算系统及其方法
US8695002B2 (en) Multi-threaded processors and multi-processor systems comprising shared resources
ATE530986T1 (de) Unterbrechungsarbitrierung für multiprozessoren
EP2791795B1 (en) Policies for shader resource allocation in a shader core
US10209998B2 (en) Multi-threading processor and a scheduling method thereof
CN101160565A (zh) 无操作系统干预情况下调度os隔离定序器上的线程的机制
CN104536827B (zh) 一种数据调度方法和装置
WO2006083543A3 (en) Multithreading processor including thread scheduler based on instruction stall likelihood prediction
CN103823706B (zh) 一种基于RTLinux的被控对象模型模拟仿真实时调度方法
CN102043667A (zh) 一种嵌入式操作系统的任务调度方法
JP2012525620A5 (https=)
JP2013528305A5 (https=)
CN107577539A (zh) 用于内核态和用户态通讯的共享内存结构及其应用
CN107463357B (zh) 任务调度系统、调度方法、制动仿真系统及仿真方法
US8832712B2 (en) System and method for synchronizing threads using shared memory having different buffer portions for local and remote cores in a multi-processor system
US7565659B2 (en) Light weight context switching
US9367349B2 (en) Multi-core system and scheduling method
CN103810037B (zh) 一种作业调度方法和计算装置
EP2782004B1 (en) Opportunistic multi-thread method and processor
CN104090826B (zh) 基于相关性的任务优化部署方法
Zhu et al. An optimal boundary fair scheduling algorithm for multiprocessor real-time systems
Wen et al. MaxPair: enhance OpenCL concurrent kernel execution by weighted maximum matching
CN103309734A (zh) 基于优先级分组的嵌入式任务调度方法