HK56495A - Adaptive message routing for multi-dimensional networks. - Google Patents

Adaptive message routing for multi-dimensional networks.

Info

Publication number
HK56495A
HK56495A HK56495A HK56495A HK56495A HK 56495 A HK56495 A HK 56495A HK 56495 A HK56495 A HK 56495A HK 56495 A HK56495 A HK 56495A HK 56495 A HK56495 A HK 56495A
Authority
HK
Hong Kong
Prior art keywords
message routing
dimensional networks
adaptive message
adaptive
networks
Prior art date
Application number
HK56495A
Other languages
English (en)
Inventor
Steven F Nugent
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of HK56495A publication Critical patent/HK56495A/xx

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/02—Topology update or discovery
    • H04L45/06—Deflection routing, e.g. hot-potato routing

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Computer And Data Communications (AREA)
  • Multi Processors (AREA)
HK56495A 1990-12-27 1995-04-11 Adaptive message routing for multi-dimensional networks. HK56495A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/634,415 US5175733A (en) 1990-12-27 1990-12-27 Adaptive message routing for multi-dimensional networks

Publications (1)

Publication Number Publication Date
HK56495A true HK56495A (en) 1995-04-21

Family

ID=24543692

Family Applications (1)

Application Number Title Priority Date Filing Date
HK56495A HK56495A (en) 1990-12-27 1995-04-11 Adaptive message routing for multi-dimensional networks.

Country Status (5)

Country Link
US (1) US5175733A (xx)
JP (1) JPH05153163A (xx)
GB (1) GB2251356B (xx)
HK (1) HK56495A (xx)
SG (1) SG10695G (xx)

Families Citing this family (86)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU633352B2 (en) * 1989-09-18 1993-01-28 Fujitsu Limited Communication control system between parallel computers
US5280474A (en) * 1990-01-05 1994-01-18 Maspar Computer Corporation Scalable processor to processor and processor-to-I/O interconnection network and method for parallel processing arrays
IE920032A1 (en) * 1991-01-11 1992-07-15 Marconi Gec Ltd Parallel processing apparatus
US5471623A (en) * 1991-02-26 1995-11-28 Napolitano, Jr.; Leonard M. Lambda network having 2m-1 nodes in each of m stages with each node coupled to four other nodes for bidirectional routing of data packets between nodes
US5715391A (en) * 1991-11-15 1998-02-03 International Business Machines Corporation Modular and infinitely extendable three dimensional torus packaging scheme for parallel processing
US5442797A (en) * 1991-12-04 1995-08-15 Casavant; Thomas L. Latency tolerant risc-based multiple processor with event driven locality managers resulting from variable tagging
US5345229A (en) * 1992-09-17 1994-09-06 International Business Machines Corporation Adaptive switching apparatus for multi-stage networks
US5922063A (en) * 1992-09-17 1999-07-13 International Business Machines Corporation Automatic hardware message header generator
US5533198A (en) * 1992-11-30 1996-07-02 Cray Research, Inc. Direction order priority routing of packets between nodes in a networked system
US5546596A (en) * 1993-08-24 1996-08-13 Intel Corporation Method and apparatus for integrated local and express routing in a multiprocessor
US5471589A (en) * 1993-09-08 1995-11-28 Unisys Corporation Multiprocessor data processing system having nonsymmetrical channel(x) to channel(y) interconnections
US5644714A (en) 1994-01-14 1997-07-01 Elonex Plc, Ltd. Video collection and distribution system with interested item notification and download on demand
US5515510A (en) * 1994-01-14 1996-05-07 Consilium Overseas Limited Communications internetwork system connecting a client node array to a resource array
US5430729A (en) * 1994-04-04 1995-07-04 Motorola, Inc. Method and apparatus for adaptive directed route randomization and distribution in a richly connected communication network
US5513322A (en) * 1994-05-02 1996-04-30 Unisys Corporation Multi-path message routing without deadlocks
US5659686A (en) * 1994-09-22 1997-08-19 Unisys Corporation Method of routing a message to multiple data processing nodes along a tree-shaped path
US5606551A (en) * 1994-12-21 1997-02-25 Lucent Technologies Inc. Bidirectional mesh network
US5602838A (en) * 1994-12-21 1997-02-11 Lucent Technologies Inc. Global multi-satellite network
US5596722A (en) * 1995-04-03 1997-01-21 Motorola, Inc. Packet routing system and method for achieving uniform link usage and minimizing link load
US5659796A (en) * 1995-04-13 1997-08-19 Cray Research, Inc. System for randomly modifying virtual channel allocation and accepting the random modification based on the cost function
US5701416A (en) * 1995-04-13 1997-12-23 Cray Research, Inc. Adaptive routing mechanism for torus interconnection network
US5555478A (en) * 1995-06-07 1996-09-10 Zelikovitz, Deceased; Joseph Fiber optic information transmission system
US6055618A (en) * 1995-10-31 2000-04-25 Cray Research, Inc. Virtual maintenance network in multiprocessing system having a non-flow controlled virtual maintenance channel
KR0170493B1 (ko) * 1995-12-08 1999-03-30 양승택 다중 프로세서 시스템을 위한 논블록킹 결함허용 감마 연결망
US5778235A (en) * 1996-02-26 1998-07-07 Robertson; Paul Gordon Computer system and arbitrator utilizing a bus bridge that avoids livelock
US5717876A (en) * 1996-02-26 1998-02-10 International Business Machines Corporation Method for avoiding livelock on bus bridge receiving multiple requests
US5734846A (en) * 1996-02-26 1998-03-31 International Business Machines Corporation Method for avoiding livelock on bus bridge
US5835925A (en) * 1996-03-13 1998-11-10 Cray Research, Inc. Using external registers to extend memory reference capabilities of a microprocessor
US5864738A (en) * 1996-03-13 1999-01-26 Cray Research, Inc. Massively parallel processing system using two data paths: one connecting router circuit to the interconnect network and the other connecting router circuit to I/O controller
US5918021A (en) * 1996-06-03 1999-06-29 Intel Corporation System and method for dynamic distribution of data packets through multiple channels
US5812549A (en) * 1996-06-25 1998-09-22 International Business Machines Corporation Route restrictions for deadlock free routing with increased bandwidth in a multi-stage cross point packet switch
US5781546A (en) * 1996-06-25 1998-07-14 International Business Machines Corporation Route restrictions for deadlock free routing with increased bandwidth in a multi-stage cross point packet switch
US5828858A (en) * 1996-09-16 1998-10-27 Virginia Tech Intellectual Properties, Inc. Worm-hole run-time reconfigurable processor field programmable gate array (FPGA)
KR100208949B1 (ko) * 1996-10-14 1999-07-15 윤종용 확장된 링-베니언 네트워크 및 그 경로 제어방법
US6044080A (en) * 1996-11-19 2000-03-28 Pluris, Inc. Scalable parallel packet router
US6141715A (en) * 1997-04-03 2000-10-31 Micron Technology, Inc. Method and system for avoiding live lock conditions on a computer bus by insuring that the first retired bus master is the first to resubmit its retried transaction
US6097727A (en) * 1997-04-29 2000-08-01 International Business Machines Corporation Methods, systems and computer program products for end-to-end route selection in compound wide/local area networks
US6101194A (en) * 1997-06-09 2000-08-08 International Business Machines Corporation Conflict resolution in multi-node communication network
US6195359B1 (en) 1997-10-16 2001-02-27 International Business Machines Corporation Intelligent router for remote internet access
US6085303A (en) * 1997-11-17 2000-07-04 Cray Research, Inc. Seralized race-free virtual barrier network
US5970232A (en) * 1997-11-17 1999-10-19 Cray Research, Inc. Router table lookup mechanism
US6230252B1 (en) 1997-11-17 2001-05-08 Silicon Graphics, Inc. Hybrid hypercube/torus architecture
US6101181A (en) * 1997-11-17 2000-08-08 Cray Research Inc. Virtual channel assignment in large torus systems
US6092219A (en) 1997-12-03 2000-07-18 Micron Technology, Inc. Method for use of bus parking states to communicate diagnostic information
US6112316A (en) * 1997-12-03 2000-08-29 Micron Electronics, Inc. System for use of bus parking states to communicate diagnostic information
KR100250437B1 (ko) 1997-12-26 2000-04-01 정선종 라운드로빈 중재 및 적응 경로 제어를 수행하는경로제어 장치
US6216174B1 (en) 1998-09-29 2001-04-10 Silicon Graphics, Inc. System and method for fast barrier synchronization
US6751698B1 (en) 1999-09-29 2004-06-15 Silicon Graphics, Inc. Multiprocessor node controller circuit and method
US6674720B1 (en) 1999-09-29 2004-01-06 Silicon Graphics, Inc. Age-based network arbitration system and method
KR100349671B1 (ko) * 1999-12-13 2002-08-22 한국전자통신연구원 3-링크 노드 상호연결 장치 및 그 방법과 그를 이용한 병렬처리 시스템
US6594261B1 (en) 1999-12-22 2003-07-15 Aztech Partners, Inc. Adaptive fault-tolerant switching network with random initial routing and random routing around faults
DE10001874A1 (de) * 2000-01-18 2001-07-19 Infineon Technologies Ag Multi-Master-Bus-System
US6961782B1 (en) * 2000-03-14 2005-11-01 International Business Machines Corporation Methods for routing packets on a linear array of processors
US6853635B1 (en) * 2000-07-24 2005-02-08 Nortel Networks Limited Multi-dimensional lattice network
US7221677B1 (en) * 2000-10-19 2007-05-22 Interactic Holdings, Llc Scalable apparatus and method for increasing throughput in multiple level minimum logic networks using a plurality of control lines
US7072976B2 (en) * 2001-01-04 2006-07-04 Sun Microsystems, Inc. Scalable routing scheme for a multi-path interconnection fabric
CN1269053C (zh) * 2001-02-24 2006-08-09 国际商业机器公司 分组路由方法、系统及用于分组路由的可扩展网络交换机
JP4347571B2 (ja) * 2001-04-02 2009-10-21 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ テンプレートを使用した心臓のモデル
US20030023775A1 (en) * 2001-07-13 2003-01-30 International Business Machines Corporation Efficient notification of multiple message completions in message passing multi-node data processing systems
US20030014516A1 (en) * 2001-07-13 2003-01-16 International Business Machines Corporation Recovery support for reliable messaging
US7412549B2 (en) * 2003-05-08 2008-08-12 Koninklijke Philips Electronics N.V. Processing system and method for communicating data
JP2005295236A (ja) * 2004-03-31 2005-10-20 Serukurosu:Kk 通信装置
US20050027880A1 (en) * 2003-08-01 2005-02-03 Darel Emmot System and method for routing information in a nodal computer network
US7735088B1 (en) 2003-08-18 2010-06-08 Cray Inc. Scheduling synchronization of programs running as streams on multiple processors
US7379424B1 (en) 2003-08-18 2008-05-27 Cray Inc. Systems and methods for routing packets in multiprocessor computer systems
US7366873B1 (en) 2003-08-18 2008-04-29 Cray, Inc. Indirectly addressed vector load-operate-store method and apparatus
US7519771B1 (en) 2003-08-18 2009-04-14 Cray Inc. System and method for processing memory instructions using a forced order queue
US7503048B1 (en) 2003-08-18 2009-03-10 Cray Incorporated Scheduling synchronization of programs running as streams on multiple processors
US7334110B1 (en) 2003-08-18 2008-02-19 Cray Inc. Decoupled scalar/vector computer architecture system and method
US7543133B1 (en) 2003-08-18 2009-06-02 Cray Inc. Latency tolerant distributed shared memory multiprocessor computer
US7743223B2 (en) 2003-08-18 2010-06-22 Cray Inc. Decoupling of write address from its associated write data in a store to a shared memory in a multiprocessor system
US7437521B1 (en) 2003-08-18 2008-10-14 Cray Inc. Multistream processing memory-and barrier-synchronization method and apparatus
US7421565B1 (en) 2003-08-18 2008-09-02 Cray Inc. Method and apparatus for indirectly addressed vector load-add -store across multi-processors
US8307194B1 (en) 2003-08-18 2012-11-06 Cray Inc. Relaxed memory consistency model
US20050041654A1 (en) * 2003-08-20 2005-02-24 Lee Hee-Choul Multi-dimensional disconnected mesh switching network
US7478769B1 (en) 2005-03-09 2009-01-20 Cray Inc. Method and apparatus for cooling electronic components
US7765385B2 (en) * 2007-04-18 2010-07-27 International Business Machines Corporation Fault recovery on a parallel computer system with a torus network
JP2009147735A (ja) 2007-12-14 2009-07-02 Nec Corp ネットワーク、ノード装置、ネットワーク冗長化方法及びネットワーク冗長化プログラム
US7958341B1 (en) 2008-07-07 2011-06-07 Ovics Processing stream instruction in IC of mesh connected matrix of processors containing pipeline coupled switch transferring messages over consecutive cycles from one link to another link or memory
US8145880B1 (en) * 2008-07-07 2012-03-27 Ovics Matrix processor data switch routing systems and methods
US8131975B1 (en) * 2008-07-07 2012-03-06 Ovics Matrix processor initialization systems and methods
US8327114B1 (en) 2008-07-07 2012-12-04 Ovics Matrix processor proxy systems and methods
JP5049943B2 (ja) * 2008-10-29 2012-10-17 パナソニック株式会社 通信装置および通信方法ならびに通信システム
JP5280264B2 (ja) * 2009-03-26 2013-09-04 パナソニック株式会社 通信システム
US9077616B2 (en) * 2012-08-08 2015-07-07 International Business Machines Corporation T-star interconnection network topology
CN104813306B (zh) * 2012-11-21 2017-07-04 相干逻辑公司 具有散布处理器dma‑fifo的处理系统

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4598400A (en) * 1983-05-31 1986-07-01 Thinking Machines Corporation Method and apparatus for routing message packets
US4731825A (en) * 1986-01-27 1988-03-15 Tellabs, Inc. Nonblocking switching system and method
US5040173A (en) * 1989-05-08 1991-08-13 At&T Bell Laboratories Network control arrangement based on topological equivalence

Also Published As

Publication number Publication date
GB9118652D0 (en) 1991-10-16
SG10695G (en) 1995-09-01
GB2251356A (en) 1992-07-01
US5175733A (en) 1992-12-29
GB2251356B (en) 1994-08-31
JPH05153163A (ja) 1993-06-18

Similar Documents

Publication Publication Date Title
HK56495A (en) Adaptive message routing for multi-dimensional networks.
EP0600683A3 (en) Packet network interface.
EP0658061A3 (en) Signaling system for independent communication networks.
AR245303A1 (es) Aparato para encaminar informacion de mensaje en una red de topologia normal.
DE69636444D1 (de) Protokollunabhängige, anpassungsfähige Netzwerkschnittstelle
EP0667693A3 (en) Network for a system for manufacturing glass objects.
EP0658063A3 (en) Signaling system for broadband communication networks.
EP0535857A3 (en) Communications network class-of-service routing
GB9112898D0 (en) Communication networks
EP0604208A3 (en) Adaptive equalizer.
EP0556515A3 (en) Telecommunication switching system having adaptive routing switching nodes
EP0669778A3 (en) Fast packet switching networks.
HK1010952A1 (en) Adaptive despreader.
ZA919843B (en) Communication system.
DE69431495D1 (de) Adaptiver, signalangepasster Filter
EP0616462A3 (en) Facsimile circuit switching system.
FI916020A0 (fi) Kommunikationsanordning, speciellt terminalanordning foer telefontrafik.
AU9168291A (en) Facsimile routing methodology
GB2290004B (en) Message routing
EP0616478A3 (en) Communication access network routing.
EP0637176A3 (en) Subscriber interface box.
EP0590864A3 (en) Expandable, optical free space - packet switching arrangement.
EP0603596A3 (en) Call routing in switched digital networks.
EP0601431A3 (en) Communication center interconnected subnets.
EP0660567A3 (de) Lokales Netzwerk.

Legal Events

Date Code Title Description
PC Patent ceased (i.e. patent has lapsed due to the failure to pay the renewal fee)