HK1199664A1 - Mobile memory cache read optimization - Google Patents

Mobile memory cache read optimization

Info

Publication number
HK1199664A1
HK1199664A1 HK15100001.0A HK15100001A HK1199664A1 HK 1199664 A1 HK1199664 A1 HK 1199664A1 HK 15100001 A HK15100001 A HK 15100001A HK 1199664 A1 HK1199664 A1 HK 1199664A1
Authority
HK
Hong Kong
Prior art keywords
memory cache
mobile memory
cache read
read optimization
optimization
Prior art date
Application number
HK15100001.0A
Other languages
English (en)
Chinese (zh)
Inventor
.邁利
.弗洛芒
Original Assignee
Memory Technologies Llc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Memory Technologies Llc filed Critical Memory Technologies Llc
Publication of HK1199664A1 publication Critical patent/HK1199664A1/xx

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0862Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with prefetch
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10Providing a specific technical effect
    • G06F2212/1016Performance improvement
    • G06F2212/1024Latency reduction
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/16General purpose computing application
    • G06F2212/161Portable computer, e.g. notebook
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/60Details of cache memory
    • G06F2212/6026Prefetching based on access pattern detection, e.g. stride based prefetch
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
HK15100001.0A 2011-07-11 2015-01-01 Mobile memory cache read optimization HK1199664A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/179,689 US8560778B2 (en) 2011-07-11 2011-07-11 Accessing data blocks with pre-fetch information
PCT/FI2012/050592 WO2013007870A1 (en) 2011-07-11 2012-06-13 Mobile memory cache read optimization

Publications (1)

Publication Number Publication Date
HK1199664A1 true HK1199664A1 (en) 2015-07-10

Family

ID=47505558

Family Applications (1)

Application Number Title Priority Date Filing Date
HK15100001.0A HK1199664A1 (en) 2011-07-11 2015-01-01 Mobile memory cache read optimization

Country Status (7)

Country Link
US (3) US8560778B2 (xx)
EP (1) EP2732374B1 (xx)
JP (1) JP2014523046A (xx)
KR (1) KR20140045553A (xx)
CN (1) CN103907095A (xx)
HK (1) HK1199664A1 (xx)
WO (1) WO2013007870A1 (xx)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140149650A1 (en) * 2012-11-29 2014-05-29 Jason Caulkins Caching Program Optimization
US9547457B1 (en) * 2013-09-27 2017-01-17 Veritas Technologies Llc Detection of file system mounts of storage devices
WO2015089488A1 (en) 2013-12-12 2015-06-18 Memory Technologies Llc Channel optimized storage modules
US9489226B2 (en) * 2014-06-06 2016-11-08 PernixData, Inc. Systems and methods to manage write commands in a cache
US10824335B2 (en) 2014-07-14 2020-11-03 Western Digital Technologies, Inc. Device and method to store predicted data at a host memory
CN104571951B (zh) * 2014-12-19 2018-04-20 上海新储集成电路有限公司 Emmc/ufs卡及其提高emmc/ufs卡读性能的方法
US10152237B2 (en) 2016-05-05 2018-12-11 Micron Technology, Inc. Non-deterministic memory protocol
US10534540B2 (en) 2016-06-06 2020-01-14 Micron Technology, Inc. Memory protocol
US10585624B2 (en) * 2016-12-01 2020-03-10 Micron Technology, Inc. Memory protocol
CN109871181A (zh) * 2017-12-01 2019-06-11 航天信息股份有限公司 一种对象存取方法及装置
US10445076B1 (en) * 2018-05-07 2019-10-15 Sap Se Cache efficient reading of result values in a column store database
US11372762B2 (en) 2020-07-14 2022-06-28 Micron Technology, Inc. Prefetch buffer of memory sub-system
US11372763B2 (en) * 2020-07-14 2022-06-28 Micron Technology, Inc. Prefetch for data interface bridge
CN111813711B (zh) * 2020-08-31 2020-12-29 腾讯科技(深圳)有限公司 训练样本数据的读取方法和装置、存储介质及电子设备
KR102472330B1 (ko) * 2021-11-15 2022-11-30 삼성전자주식회사 컨텍스트 기반 프리페치를 수행하는 분산 메모리 시스템의 구동 방법 및 이를 수행하는 메모리 시스템

Family Cites Families (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0646382B2 (ja) 1987-10-05 1994-06-15 日本電気株式会社 プリフェッチキュー制御方式
JPH0490038A (ja) * 1990-08-02 1992-03-24 Agency Of Ind Science & Technol データ処理装置
JP3183993B2 (ja) * 1993-03-31 2001-07-09 株式会社東芝 ディスク制御システム
US5778436A (en) 1995-03-06 1998-07-07 Duke University Predictive caching system and method based on memory access which previously followed a cache miss
US5896517A (en) * 1997-08-18 1999-04-20 Bull Hn Information Systems Inc. High performance processor employing background memory move mechanism
US5948095A (en) 1997-12-31 1999-09-07 Intel Corporation Method and apparatus for prefetching data in a computer system
JP3522527B2 (ja) * 1998-03-27 2004-04-26 富士通株式会社 入出力制御装置および入出力制御方法
US6247107B1 (en) * 1998-04-06 2001-06-12 Advanced Micro Devices, Inc. Chipset configured to perform data-directed prefetching
US6341370B1 (en) 1998-04-24 2002-01-22 Sun Microsystems, Inc. Integration of data prefetching and modulo scheduling using postpass prefetch insertion
JP2000020365A (ja) * 1998-07-07 2000-01-21 Matsushita Electric Ind Co Ltd データ処理装置、及びそのファイル管理方法
JP3741870B2 (ja) 1998-08-07 2006-02-01 富士通株式会社 命令及びデータの先読み方法、マイクロコントローラ、疑似命令検出回路
US6822959B2 (en) * 2000-07-31 2004-11-23 Mindspeed Technologies, Inc. Enhancing performance by pre-fetching and caching data directly in a communication processor's register set
US7181574B1 (en) * 2003-01-30 2007-02-20 Veritas Operating Corporation Server cluster using informed prefetching
KR100546403B1 (ko) * 2004-02-19 2006-01-26 삼성전자주식회사 감소된 메모리 버스 점유 시간을 가지는 시리얼 플레쉬메모리 컨트롤러
US7500063B2 (en) 2004-08-09 2009-03-03 Xiv Ltd. Method and apparatus for managing a cache memory in a mass-storage system
US7430641B2 (en) 2004-08-09 2008-09-30 Xiv Ltd. System method and circuit for retrieving into cache data from one or more mass data storage devices
US7443848B2 (en) * 2004-09-29 2008-10-28 Intel Corporation External device-based prefetching mechanism
US20060184735A1 (en) * 2005-02-15 2006-08-17 Maxwell Technologies, Inc. Methodology for effectively utilizing processor cache in an electronic system
US20070067698A1 (en) * 2005-09-19 2007-03-22 King Steven R Techniques to perform prefetching of content in connection with integrity validation value determination
US8051249B2 (en) * 2006-05-29 2011-11-01 Sandisk Il Ltd. Method for preloading data to improve data-retrieval times
US9798528B2 (en) * 2006-09-13 2017-10-24 International Business Machines Corporation Software solution for cooperative memory-side and processor-side data prefetching
KR100900489B1 (ko) * 2007-07-13 2009-06-03 한국과학기술원 디스크 어레이 매스 프리페칭 방법
US8161264B2 (en) 2008-02-01 2012-04-17 International Business Machines Corporation Techniques for data prefetching using indirect addressing with offset
JP4643667B2 (ja) 2008-03-01 2011-03-02 株式会社東芝 メモリシステム
US7822731B1 (en) * 2008-03-28 2010-10-26 Emc Corporation Techniques for management of information regarding a sequential stream
US8327066B2 (en) * 2008-09-30 2012-12-04 Samsung Electronics Co., Ltd. Method of managing a solid state drive, associated systems and implementations
JP2010186524A (ja) * 2009-02-13 2010-08-26 Toshiba Storage Device Corp 情報記憶装置及びデータの記録再生方法
US8255633B2 (en) * 2009-11-13 2012-08-28 International Business Machines Corporation List based prefetch
US8291172B2 (en) * 2010-04-27 2012-10-16 Via Technologies, Inc. Multi-modal data prefetcher
US8683136B2 (en) * 2010-12-22 2014-03-25 Intel Corporation Apparatus and method for improving data prefetching efficiency using history based prefetching

Also Published As

Publication number Publication date
CN103907095A (zh) 2014-07-02
US20130019065A1 (en) 2013-01-17
JP2014523046A (ja) 2014-09-08
US20140006719A1 (en) 2014-01-02
US8560778B2 (en) 2013-10-15
US20160085680A1 (en) 2016-03-24
WO2013007870A1 (en) 2013-01-17
EP2732374A4 (en) 2015-04-15
KR20140045553A (ko) 2014-04-16
US9223707B2 (en) 2015-12-29
EP2732374A1 (en) 2014-05-21
EP2732374B1 (en) 2020-09-30

Similar Documents

Publication Publication Date Title
HK1199664A1 (en) Mobile memory cache read optimization
GB2493592B (en) Shared cache memory control
EP2545458A4 (en) MEMORY CACHE DATA CENTER
GB2516799B (en) Enhancing data caching performance
GB201201378D0 (en) Shared mobile wallet
GB2499697B (en) Near neighbor data cache sharing
EP2659386A4 (en) DISTRIBUTED COVER FOR GRAPHIC DATA
PL3159459T3 (pl) Centrum danych
GB2511248B (en) Enhanced data retention mode for dynamic memories
EP2795503A4 (en) SECURE DIRECT MEMORY ACCESS
EP2859457A4 (en) MEMORY
EP2727114A4 (en) DECALABLE MEMORY
EP2656224A4 (en) READING OF PAGE CONTINUES FOR MEMORY
EP2798470A4 (en) PRE-ACQUISITION OF ANTEMOTE BY MANAGED INSTRUCTION
GB201112973D0 (en) Cache memory controller
GB2509423B (en) Shiftable memory supporting in-memory data structures
EP2689423A4 (en) MEMORY WITH RESISTANCE CHANGE
EP2686774A4 (en) MEMORY INTERFACE
ES1072644Y (es) Botiquin inteligente
EP2771795A4 (en) SEGMENTED COACHES
GB2491617B (en) System information cache
ZA201307607B (en) Cache memory structure and method
GB201201594D0 (en) Cache memory garbage collector
GB2504027B (en) Managing high speed memory
EP2686883A4 (en) MEMORY MATRIX WITH TWO PLANS