HK1005396A1 - Timing recovery system for a digital video signal processor, and timing recovery system for a digital signal processor. - Google Patents

Timing recovery system for a digital video signal processor, and timing recovery system for a digital signal processor.

Info

Publication number
HK1005396A1
HK1005396A1 HK98104563A HK98104563A HK1005396A1 HK 1005396 A1 HK1005396 A1 HK 1005396A1 HK 98104563 A HK98104563 A HK 98104563A HK 98104563 A HK98104563 A HK 98104563A HK 1005396 A1 HK1005396 A1 HK 1005396A1
Authority
HK
Hong Kong
Prior art keywords
signal processor
recovery system
timing recovery
digital
video signal
Prior art date
Application number
HK98104563A
Other languages
English (en)
Inventor
Paul Gothard Knutson
Kumar Ramaswamy
David Lowell Mcneely
Original Assignee
Thomson Consumer Electronics
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thomson Consumer Electronics filed Critical Thomson Consumer Electronics
Publication of HK1005396A1 publication Critical patent/HK1005396A1/xx

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/081Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0814Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B7/00Radio transmission systems, i.e. using radiation field
    • H04B7/14Relay systems
    • H04B7/15Active relay systems
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/18Phase-modulated carrier systems, i.e. using phase-shift keying
    • H04L27/22Demodulator circuits; Receiver circuits
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/0016Arrangements for synchronising receiver with transmitter correction of synchronization errors
    • H04L7/002Arrangements for synchronising receiver with transmitter correction of synchronization errors correction by interpolation
    • H04L7/0029Arrangements for synchronising receiver with transmitter correction of synchronization errors correction by interpolation interpolation of received data signal
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/41Structure of client; Structure of client peripherals
    • H04N21/426Internal components of the client ; Characteristics thereof
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L2207/00Indexing scheme relating to automatic control of frequency or phase and to synchronisation
    • H03L2207/50All digital phase-locked loop
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/093Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/099Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0991Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
    • H03L7/0994Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising an accumulator
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/02Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0334Processing of samples having at least three levels, e.g. soft decisions
    • H04L7/0335Gardner detector
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/04Synchronising

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Multimedia (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Synchronizing For Television (AREA)
  • Details Of Television Systems (AREA)
HK98104563A 1996-02-27 1998-05-27 Timing recovery system for a digital video signal processor, and timing recovery system for a digital signal processor. HK1005396A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US1233996P 1996-02-27 1996-02-27
US08/721,780 US5943369A (en) 1996-02-27 1996-09-25 Timing recovery system for a digital signal processor

Publications (1)

Publication Number Publication Date
HK1005396A1 true HK1005396A1 (en) 1999-01-08

Family

ID=26683446

Family Applications (1)

Application Number Title Priority Date Filing Date
HK98104563A HK1005396A1 (en) 1996-02-27 1998-05-27 Timing recovery system for a digital video signal processor, and timing recovery system for a digital signal processor.

Country Status (11)

Country Link
US (1) US5943369A (ja)
EP (1) EP0793363B1 (ja)
JP (2) JP4212067B2 (ja)
KR (1) KR100812554B1 (ja)
CN (1) CN1157904C (ja)
BR (1) BR9700851B1 (ja)
DE (1) DE69738879D1 (ja)
HK (1) HK1005396A1 (ja)
ID (1) ID16554A (ja)
MY (1) MY114450A (ja)
SG (1) SG64965A1 (ja)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU4260397A (en) * 1996-09-20 1998-04-14 Thomson Consumer Electronics, Inc Component timing recovery system for qam
US6421396B1 (en) * 1997-04-16 2002-07-16 Broadcom Corporation Variable rate modulator
TW371758B (en) * 1997-06-04 1999-10-11 Siemens Ag Method to optimize the signal-propagation-time in a reprogrammable switching circuit and reprogrammable switching circuit with program-code optimized in said signal-propagation time
GB2331210A (en) * 1997-09-12 1999-05-12 Daewoo Electronics Co Ltd Timing recovery in vestigial sideband modulation
US6144712A (en) 1997-10-09 2000-11-07 Broadcom Corporation Variable rate modulator
US6128357A (en) * 1997-12-24 2000-10-03 Mitsubishi Electric Information Technology Center America, Inc (Ita) Data receiver having variable rate symbol timing recovery with non-synchronized sampling
JP3363768B2 (ja) * 1997-12-26 2003-01-08 株式会社ケンウッド ディジタル復調器
US6351293B1 (en) * 1998-05-18 2002-02-26 Sarnoff Corporation Decision directed phase detector
US6381291B1 (en) * 1998-09-28 2002-04-30 Harris Corporation Phase detector and method
KR100324749B1 (ko) * 1998-10-09 2002-03-13 구자홍 최대 가능성 심볼 타이밍 복원기
US6563862B1 (en) * 1998-10-21 2003-05-13 Thomson Licensing Sa Digital variable symbol rate modulation
US6370160B1 (en) * 1998-12-29 2002-04-09 Thomson Licensing S. A. Base to handset epoch synchronization in multi-line wireless telephone
EP1052800B1 (fr) * 1999-05-11 2006-09-20 Koninklijke Philips Electronics N.V. Système de transmission et récepteur avec dispositif de décimation
KR100346783B1 (ko) * 1999-07-19 2002-08-01 한국전자통신연구원 보간 필터를 사용한 타이밍 복원장치 및 방법
US7039139B1 (en) * 1999-07-21 2006-05-02 Honeywell International Inc. System for increasing digital data demodulator synchronization timing resolution using training sequence correlation values
US6480535B1 (en) * 1999-07-26 2002-11-12 Sony Corporation Generating multi-channel outputs simultaneously in a receiver using polyphase filter
US6545532B1 (en) * 1999-09-08 2003-04-08 Atmel Corporation Timing recovery circuit in a QAM demodulator
US6600495B1 (en) 2000-01-10 2003-07-29 Koninklijke Philips Electronics N.V. Image interpolation and decimation using a continuously variable delay filter and combined with a polyphase filter
DE10002964A1 (de) * 2000-01-25 2001-07-26 Philips Corp Intellectual Pty Anordnung zur Filterung digitaler Daten
US6816328B2 (en) 2000-06-20 2004-11-09 Infineon Technologies North America Corp. Pseudo-synchronous interpolated timing recovery for a sampled amplitude read channel
EP1233568B1 (en) * 2000-10-11 2008-01-16 NTT Electronics Corporation Phase comparator circuit
US6993104B2 (en) * 2001-04-27 2006-01-31 Adtran, Inc. Apparatus and method for adaptively adjusting a timing loop
US6775341B2 (en) 2001-11-30 2004-08-10 Motorola, Inc. Time recovery circuit and method for synchronizing timing of a signal in a receiver to timing of the signal in a transmitter
US20030149907A1 (en) * 2001-12-26 2003-08-07 Singh Chandra Mauli Method and apparatus for uplink clock extraction in a communication system
US7583802B2 (en) * 2003-01-17 2009-09-01 Thomson Licensing Method for using a synchronous sampling design in a fixed-rate sampling mode
US7450655B2 (en) * 2003-07-22 2008-11-11 Intel Corporation Timing error detection for a digital receiver
DE10334064B3 (de) * 2003-07-25 2005-04-14 Infineon Technologies Ag Verfahren und Schaltungsanordnung zum Kalibrieren eines den Abtastzeitpunkt eines Empfangssignals beeinflussenden Abtastungssteuersignales eines Abtastphasenauswahlelements
KR100752735B1 (ko) * 2006-04-10 2007-08-28 삼성전기주식회사 패킷기반 무선통신의 타이밍 위상 오차 검출 시스템 및 그검출 방법
US8045670B2 (en) * 2007-06-22 2011-10-25 Texas Instruments Incorporated Interpolative all-digital phase locked loop
GB0815458D0 (en) * 2008-08-26 2008-10-01 Zarlink Semiconductor Inc Method of transferring timing information over packet network
KR20160037656A (ko) * 2014-09-29 2016-04-06 삼성전자주식회사 에러 검출기 및 발진기의 에러 검출 방법
US11038602B1 (en) 2020-02-05 2021-06-15 Credo Technology Group Limited On-chip jitter evaluation for SerDes
US10992501B1 (en) 2020-03-31 2021-04-27 Credo Technology Group Limited Eye monitor for parallelized digital equalizers
US10892763B1 (en) * 2020-05-14 2021-01-12 Credo Technology Group Limited Second-order clock recovery using three feedback paths

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4707841A (en) * 1984-08-21 1987-11-17 University Of Toronto, Innovations Foundation Digital data receiver for preamble free data transmission
JPH04104542A (ja) * 1990-08-23 1992-04-07 Fujitsu Ltd ディジタル復調器
JP3067222B2 (ja) * 1991-02-22 2000-07-17 富士通株式会社 デイジタル復調器
JP3267657B2 (ja) * 1992-03-10 2002-03-18 富士通株式会社 ディジタル通信における復調方式
US5400368A (en) * 1993-08-17 1995-03-21 Teknekron Communications Systems, Inc. Method and apparatus for adjusting the sampling phase of a digitally encoded signal in a wireless communication system
GB9405487D0 (en) * 1994-03-21 1994-05-04 Rca Thomson Licensing Corp VSB demodulator
US5588025A (en) * 1995-03-15 1996-12-24 David Sarnoff Research Center, Inc. Single oscillator compressed digital information receiver
US5696639A (en) * 1995-05-12 1997-12-09 Cirrus Logic, Inc. Sampled amplitude read channel employing interpolated timing recovery
US5671257A (en) * 1995-06-06 1997-09-23 Sicom, Inc. Symbol timing recovery based on complex sample magnitude
US5666170A (en) * 1995-07-12 1997-09-09 Thomson Consumer Electronics, Inc. Apparatus for decoding video signals encoded in different formats
US5717619A (en) * 1995-10-20 1998-02-10 Cirrus Logic, Inc. Cost reduced time varying fir filter

Also Published As

Publication number Publication date
MY114450A (en) 2002-10-31
EP0793363A2 (en) 1997-09-03
SG64965A1 (en) 1999-05-25
DE69738879D1 (de) 2008-09-18
JPH09247569A (ja) 1997-09-19
US5943369A (en) 1999-08-24
MX9701490A (es) 1998-06-30
KR100812554B1 (ko) 2008-03-13
JP2008301537A (ja) 2008-12-11
CN1168027A (zh) 1997-12-17
ID16554A (id) 1997-10-16
BR9700851A (pt) 1998-09-01
CN1157904C (zh) 2004-07-14
JP4974247B2 (ja) 2012-07-11
JP4212067B2 (ja) 2009-01-21
BR9700851B1 (pt) 2009-08-11
KR20070095473A (ko) 2007-10-01
EP0793363B1 (en) 2008-08-06
EP0793363A3 (en) 2004-07-07

Similar Documents

Publication Publication Date Title
HK1005396A1 (en) Timing recovery system for a digital video signal processor, and timing recovery system for a digital signal processor.
EP0619677A3 (en) Digital video signal encryption system.
EP0610683A3 (en) Digital clock recovery circuit.
SG50838A1 (en) Multi-mode equalizer in a digital video signal processing system
EP0651577A3 (en) Digital television system.
TR28210A (tr) Bir dijital nakil sisteminde odyo/video eszamanlamasi.
EP0637173A3 (en) Digital signal processing device.
EP0661883A3 (en) Method and system for two-way transmission of digital video signals.
EP0668700A3 (en) Audio / video decoding system.
AU4507097A (en) A multiple format video signal processor
EP0606857A3 (en) Device for recording digital video signals.
EP0614317A3 (en) Decoding video signals.
EP0912951A4 (en) DIGITAL ARCHIVING SYSTEM
ZA973005B (en) System for virtually converting data.
EP0684732A3 (en) Video processing system.
EP1102455A4 (en) DEVICE, METHOD AND SYSTEM FOR DIGITAL SIGNAL PROCESSING
EP0578201A3 (en) Method and system for transmitting a television signal and television signal reception system.
EP0749236A3 (en) Video signal processing device, information processing system, and video signal processing method
EP0610864A3 (en) Digital video recorder for recording teletext signals without decoding.
GB2323734B (en) A video processing system
EP0675646A3 (en) TV signal processing device.
EP0667714A3 (en) Digital video signal recording apparatus.
AU4260397A (en) Component timing recovery system for qam
EP0639924A3 (en) Device for controlling the coding mode for a digital video signal coding system.
GB2313529B (en) Video data system

Legal Events

Date Code Title Description
PE Patent expired

Effective date: 20170216