HK1003249A1 - Control system for a storage disk array - Google Patents

Control system for a storage disk array

Info

Publication number
HK1003249A1
HK1003249A1 HK98102344A HK98102344A HK1003249A1 HK 1003249 A1 HK1003249 A1 HK 1003249A1 HK 98102344 A HK98102344 A HK 98102344A HK 98102344 A HK98102344 A HK 98102344A HK 1003249 A1 HK1003249 A1 HK 1003249A1
Authority
HK
Hong Kong
Prior art keywords
bus
array
enable signals
configuration error
disk array
Prior art date
Application number
HK98102344A
Other languages
English (en)
Inventor
Mahmoud K Jibbe
Craig C Mccombs
Original Assignee
Ncr Int Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ncr Int Inc filed Critical Ncr Int Inc
Publication of HK1003249A1 publication Critical patent/HK1003249A1/xx

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/0745—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in an input/output transactions management context
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/0727—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in a storage system, e.g. in a DASD or network based storage system
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0793—Remedial or corrective actions

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
  • Bus Control (AREA)
HK98102344A 1991-03-14 1998-03-19 Control system for a storage disk array HK1003249A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/669,554 US5430747A (en) 1991-03-14 1991-03-14 Bus configuration validation for a multiple source disk array bus

Publications (1)

Publication Number Publication Date
HK1003249A1 true HK1003249A1 (en) 1998-10-16

Family

ID=24686788

Family Applications (1)

Application Number Title Priority Date Filing Date
HK98102344A HK1003249A1 (en) 1991-03-14 1998-03-19 Control system for a storage disk array

Country Status (5)

Country Link
US (1) US5430747A (de)
EP (1) EP0503936B1 (de)
JP (1) JP3562818B2 (de)
DE (1) DE69223267T2 (de)
HK (1) HK1003249A1 (de)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5463753A (en) * 1992-10-02 1995-10-31 Compaq Computer Corp. Method and apparatus for reducing non-snoop window of a cache controller by delaying host bus grant signal to the cache controller
US5448709A (en) * 1992-10-13 1995-09-05 Compaq Computer Corporation Disk array controller having command descriptor blocks utilized by bus master and bus slave for respectively performing data transfer operations
AU5442494A (en) * 1992-10-13 1994-05-09 Compaq Computer Corporation Disk array controller having advanced internal bus protocol
US5727005A (en) * 1994-08-31 1998-03-10 Le; Chinh H. Integrated circuit microprocessor with programmable memory access interface types
US5790870A (en) * 1995-12-15 1998-08-04 Compaq Computer Corporation Bus error handler for PERR# and SERR# on dual PCI bus system
US6178520B1 (en) * 1997-07-31 2001-01-23 Lsi Logic Corporation Software recognition of drive removal or insertion in a storage system
US6018807A (en) * 1997-09-25 2000-01-25 Micron Electronics, Inc. Simulation "bus contention" detection
US6085333A (en) * 1997-12-19 2000-07-04 Lsi Logic Corporation Method and apparatus for synchronization of code in redundant controllers in a swappable environment
DE19826388B4 (de) * 1998-06-12 2007-01-11 Sgs-Thomson Microelectronics Gmbh Fehlerverarbeitungsschaltung für eine Empfangsstelle eines Datenübertragungssystems
US6272651B1 (en) * 1998-08-17 2001-08-07 Compaq Computer Corp. System and method for improving processor read latency in a system employing error checking and correction

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS648465A (en) * 1987-06-30 1989-01-12 Mitsubishi Electric Corp Tri-state bus circuit
US4953167A (en) * 1988-09-13 1990-08-28 Unisys Corporation Data bus enable verification logic
US4918696A (en) * 1988-09-19 1990-04-17 Unisys Corporation Bank initiate error detection

Also Published As

Publication number Publication date
DE69223267T2 (de) 1998-05-28
US5430747A (en) 1995-07-04
JP3562818B2 (ja) 2004-09-08
EP0503936B1 (de) 1997-11-26
EP0503936A1 (de) 1992-09-16
DE69223267D1 (de) 1998-01-08
JPH06180675A (ja) 1994-06-28

Similar Documents

Publication Publication Date Title
EP0361471A3 (de) Datenverarbeitungssystem und Gerät
EP0330475A3 (de) Konfigurationssteuerungssystem
ATE116785T1 (de) Elektrische nachrichtenablieferungssysteme.
HK1003249A1 (en) Control system for a storage disk array
IL80499A0 (en) Data processor control unit having an interrupt service
IL77504A (en) Secure data processing system architecture with format control
EP0371383A3 (de) Steuervorrichtung für Leistungs- und Signalversorgung
CA2016532A1 (en) Serializing system between vector instruction and scalar instruction in data processing system
EP0537525A3 (en) Computer system with reset function performing system reset after a power failure
GR3019638T3 (en) Method for spare switching of a train of data signals
AU4410189A (en) Frame-by-frame data recording film information exchange system using dedicated magnetic tracks on film
MY113823A (en) Magnetic disk unit and method for controlling the same
IE881986L (en) Apparatus and method for main memory unit protection using access and fault logic signals
AU560962B2 (en) Interchangeable interface circuit structure
JPS55123750A (en) Write inhibition unit of magnetic disc control device
JPH07175665A (ja) 入出力割込制御回路
AU6576190A (en) Digital signal processing circuit
CA2050507A1 (en) Message-oriented bank controller interface
AU2210492A (en) Recording apparatus
JPH0814930B2 (ja) 磁気ディスク駆動装置を用いるコンピュータシステムの電源制御装置
JPH01100623A (ja) 光デイスク処理装置
SU1688249A1 (ru) Устройство дл согласовани интерфейсов
JPS59139425A (ja) デ−タ転送制御方式
JPS57212558A (en) Interface circuit for magnetic disc device
JPS61233821A (ja) 冷却制御方式

Legal Events

Date Code Title Description
PF Patent in force
CHPA Change of a particular in the register (except of change of ownership)
AS Change of ownership

Free format text: FROM NCR INTERNATIONAL, INC., HYUNDAI ELECTRONICS AMERICA, SYMBIOS INC

CHPA Change of a particular in the register (except of change of ownership)
CHRG Changes in the register

Free format text: FROM NCR INTERNATIONAL INC., HYNIX SEMICONDUCTOR AMERICA INC. ? TO HYNIX SEMICONDUCTOR INC., NCR INTERNATIONAL INC

PE Patent expired

Effective date: 20120311