GR3020218T3 - Mask programmable bus control gate array - Google Patents

Mask programmable bus control gate array

Info

Publication number
GR3020218T3
GR3020218T3 GR960401340T GR960401340T GR3020218T3 GR 3020218 T3 GR3020218 T3 GR 3020218T3 GR 960401340 T GR960401340 T GR 960401340T GR 960401340 T GR960401340 T GR 960401340T GR 3020218 T3 GR3020218 T3 GR 3020218T3
Authority
GR
Greece
Prior art keywords
gate array
communications
bus control
control gate
mask programmable
Prior art date
Application number
GR960401340T
Other languages
English (en)
Inventor
Joseph Franklin Akins
Donald Girdham Goddard
Cynthia Paulette Goszewski
Ernest David Haacke
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of GR3020218T3 publication Critical patent/GR3020218T3/el

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits
    • H03K19/1735—Controllable logic circuits by wiring, e.g. uncommitted logic arrays
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/018—Coupling arrangements; Interface arrangements using bipolar transistors only
    • H03K19/01806—Interface arrangements
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/018—Coupling arrangements; Interface arrangements using bipolar transistors only
    • H03K19/01806—Interface arrangements
    • H03K19/01812—Interface arrangements with at least one differential stage

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Logic Circuits (AREA)
  • Bus Control (AREA)
  • Paper (AREA)
  • Electrotherapy Devices (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Small-Scale Networks (AREA)
GR960401340T 1988-10-07 1996-06-13 Mask programmable bus control gate array GR3020218T3 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/254,751 US4987578A (en) 1988-10-07 1988-10-07 Mask programmable bus control gate array

Publications (1)

Publication Number Publication Date
GR3020218T3 true GR3020218T3 (en) 1996-09-30

Family

ID=22965459

Family Applications (1)

Application Number Title Priority Date Filing Date
GR960401340T GR3020218T3 (en) 1988-10-07 1996-06-13 Mask programmable bus control gate array

Country Status (7)

Country Link
US (1) US4987578A (el)
EP (1) EP0363086B1 (el)
JP (1) JPH02144650A (el)
AT (1) ATE139356T1 (el)
DE (1) DE68926649T2 (el)
ES (1) ES2087867T3 (el)
GR (1) GR3020218T3 (el)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03109767A (ja) * 1989-09-25 1991-05-09 Nec Corp 半導体集積回路装置
AU7255491A (en) * 1990-02-02 1991-08-21 Codex Corporation An interface adapter
US5347181A (en) * 1992-04-29 1994-09-13 Motorola, Inc. Interface control logic for embedding a microprocessor in a gate array
GB9209394D0 (en) * 1992-04-30 1992-06-17 Mini Agriculture & Fisheries Data storage tags
US5691218A (en) * 1993-07-01 1997-11-25 Lsi Logic Corporation Method of fabricating a programmable polysilicon gate array base cell structure
US5552333A (en) * 1994-09-16 1996-09-03 Lsi Logic Corporation Method for designing low profile variable width input/output cells
US5758132A (en) * 1995-03-29 1998-05-26 Telefonaktiebolaget Lm Ericsson Clock control system and method using circuitry operating at lower clock frequency for selecting and synchronizing the switching of higher frequency clock signals
US5970255A (en) 1995-10-16 1999-10-19 Altera Corporation System for coupling programmable logic device to external circuitry which selects a logic standard and uses buffers to modify output and input signals accordingly
US5760428A (en) * 1996-01-25 1998-06-02 Lsi Logic Corporation Variable width low profile gate array input/output architecture
US5698873A (en) * 1996-03-08 1997-12-16 Lsi Logic Corporation High density gate array base cell architecture
US6137340A (en) * 1998-08-11 2000-10-24 Fairchild Semiconductor Corp Low voltage, high speed multiplexer
US7299203B1 (en) * 2001-04-19 2007-11-20 Xilinx, Inc. Method for storing and shipping programmable ASSP devices

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57211248A (en) * 1981-06-22 1982-12-25 Hitachi Ltd Semiconductor integrated circuit device
US4430582A (en) * 1981-11-16 1984-02-07 National Semiconductor Corporation Fast CMOS buffer for TTL input levels
US4734592A (en) * 1983-10-31 1988-03-29 Texas Instruments Incorporated Interface circuit for data processing system
US4614882A (en) * 1983-11-22 1986-09-30 Digital Equipment Corporation Bus transceiver including compensation circuit for variations in electrical characteristics of components
JPS61274513A (ja) * 1985-04-19 1986-12-04 アドバンスト・マイクロ・デイバイシズ・インコ−ポレ−テツド 論理レベル変換器
US4645954A (en) * 1985-10-21 1987-02-24 International Business Machines Corp. ECL to FET interface circuit for field effect transistor arrays
US4719372A (en) * 1986-02-03 1988-01-12 International Business Machines Corporation Multiplying interface circuit for level shifting between FET and TTL levels
FR2598871B1 (fr) * 1986-05-14 1988-09-30 Bendix Electronics Sa Circuit d'interface bidirectionnel presentant un acces unipolaire et un acces bipolaire pour des signaux logiques

Also Published As

Publication number Publication date
JPH02144650A (ja) 1990-06-04
EP0363086B1 (en) 1996-06-12
EP0363086A2 (en) 1990-04-11
ATE139356T1 (de) 1996-06-15
DE68926649T2 (de) 1997-01-02
ES2087867T3 (es) 1996-08-01
DE68926649D1 (de) 1996-07-18
US4987578A (en) 1991-01-22
EP0363086A3 (en) 1991-07-31

Similar Documents

Publication Publication Date Title
GR3020218T3 (en) Mask programmable bus control gate array
EP0575124A3 (en) Semiconductor integrated circuit with input/output interface adapted for small-amplitude operation
AU574139B2 (en) Electronic control circuits
AU2865884A (en) Control channel interface circuit
EP0198677A3 (en) Programmable logic storage element for programmable logic devices
JPS57180338A (en) Load management terminal control logic circuit
DE3474623D1 (en) Complementary logic integrated circuit
DE3574438D1 (en) A semiconductor logic circuit
DE3378501D1 (en) Modular circuit
DE3467068D1 (en) Complementary logic integrated circuit
AU565172B2 (en) Power on/off control circuit
DE3561433D1 (en) Control circuit for switching a power transistor
EP0177338A3 (en) Logical gate circuit
DE3474398D1 (en) Inverter circuit with a control circuit for leading transistors more effectively into a turned-off state
ATE61176T1 (de) In integrierter technik hergestellter baustein zur erstellung integrierter schaltungen.
AU7898287A (en) Gate coupled input circuit
AU557028B2 (en) Checking logic circuit
EP0448771A3 (en) Logic output control circuit
GB2156620B (en) Unidirectional single-flux-quantum logic circuit
EP0185936A3 (en) Interface circuit arrangement for connecting data sources with data sinks, and switching systems with such an interface circuit arrangement
SG103191G (en) Integrated logic circuit
GB8527445D0 (en) Integrated switching control circuits
DE3587264D1 (de) Schnittstelle zwischen numerisch gesteuerter vorrichtung und der regelungsschaltung der elektrischen spannung.
AU7898187A (en) Gate coupled input circuit
GB2167916B (en) Direct coupled semiconductor logic circuits