GB2315245A - Etching a hole in an organic passivation layer for an LCD - Google Patents

Etching a hole in an organic passivation layer for an LCD Download PDF

Info

Publication number
GB2315245A
GB2315245A GB9714116A GB9714116A GB2315245A GB 2315245 A GB2315245 A GB 2315245A GB 9714116 A GB9714116 A GB 9714116A GB 9714116 A GB9714116 A GB 9714116A GB 2315245 A GB2315245 A GB 2315245A
Authority
GB
United Kingdom
Prior art keywords
layer
photoresist
organic
organic layer
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
GB9714116A
Other versions
GB9714116D0 (en
Inventor
Jeong Hyun Kim
Woon-Kwon Kim
Sung-Il Park
Kyoung-Nam Lim
Hoo-Young Lee
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
LG Electronics Inc
Original Assignee
LG Electronics Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from KR1019960028525A external-priority patent/KR100237005B1/en
Priority claimed from KR1019960028527A external-priority patent/KR100237003B1/en
Application filed by LG Electronics Inc filed Critical LG Electronics Inc
Publication of GB9714116D0 publication Critical patent/GB9714116D0/en
Publication of GB2315245A publication Critical patent/GB2315245A/en
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31144Etching the insulating layers by chemical or physical means using masks
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/133345Insulating layers

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Drying Of Semiconductors (AREA)
  • Liquid Crystal (AREA)
  • Thin Film Transistor (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

A contact hole in an organic passivation (or insulation) layer 129a (Fig 6D) including Si (eg benzocyclobutene) over an electrode 119b is plasma etched through a superimposed inorganic dielectric layer 129b (eg SiN x or SiO x ) and a photoresist 143 by a CF 4 /O 2 or SF 6 /O 2 gas, the photoresist being ashed by the O 2 . Alternatively (Fig 8D) the organic passivation layer 129a is partially etched by SF 6 /O 2 gas until a thin layer remains and then etched by CF 4 /O 2 gas, or completely etched by SF 6 /O 2 gas followed by wet or dry etching.

Description

2315245 ORGANIC MATERIAL ETCHING METHOD The present invention relates to a
method of etching an organic material, and more particularly, but not exclusively, to a method of forming a hole in an organic material for a liquid crystal display (LCD).
In general, a liquid crystal display (LCD) has two substrates (first substrate and second substrate) facing each other and a liquid crystal material is injected into the gap between the two substrates. Referring to FIG. 1 and FIG. 2, the structure of a conventional LCD is described in detail.
The first substrate has the following structure. A plurality of pixel electrodes 15 are formed at predetermined positions on a transparent substrate 1 so as to form a pixel array. A plurality of data lines 19 carrying display data are formed along columns of the pixel array. A plurality of gate lines 21 are formed along rows of the pixel array. In the case of an active matrix LCD, a switching element 7 is formed at a corner of each pixel and electrically connected to the gate line 21 and the data line 19. The switching element 7 transfers a display data from the data line 19 to the pixel electrode 15 when a sufficient voltage is applied to the gate line 21.
The second substrate has the following structure. A common electrode 17 is formed on a transparent substrate 3 so as to be aligned with the pixel electrodes 15 formed on the first substrate. In a color LCD, a plurality of color filters (not shown in the drawings) are also formed.
The first and second substrates are coupled by a sealing material 13 so as to face each other with a uniform gap. In an LCD having the abovementioned structure, a switching element 7 2 is turned on when a voltage is applied to the gate line 21 connected to the switching element 7. The switching element 7 then transfers a data from the data line 19 to the pixel electrode 15, thereby creating a voltage difference between the pixel electrode 15 and the common electrode 17. Then, tilting angle of the liquid crystal material between the pixel electrode 7 and the common electrode changes. Accordingly, polarization state can be controlled. Therefore, the data is displayed according to the control of the light transmission with an appropriate arrangement of polarizers.
There are many types of LCDs, with different structures and materials. Among others, an LCD having an organic layer has been developed in order to ensure a uniform gap between the first and second substrates and enhance the aperture ratio of the LCD. Patent applications have been filed in Korea regarding structures and manufacturing methods for an LCD having an organic layer (9608344, 96-23296, 96-23295, 9 6-23 4 4 8, 96-22 4 04, 96-27653, 9627655, 96-10414).
In the following, an LCD having an organic layer will be described. In general, an organic layer is used in the first substrate including switching elements. Referring to FIG. 2 and FIG. 3, we describe the case of having thin film transistors (TFTs) as switching elements.
On a transparent substrate 1, a gate line 21 and a gate electrode 21a are formed. A gate insulating layer 23 is formed over the substrate 1 so as to cover the gate line 21 and the gate electrode 21a. On the gate insulating layer 23, a semiconductor layer 25 and an impurity-doped semiconductor layer 27 are formed. A source electrode 19a and a drain electrode 19b are formed and connected to the semiconductor layer 25 through the impurity- 3 doped semiconductor layer 27. A data line 19 is formed at the same time as the source and drain electrodes 19a, 19b and connected to the source electrode 19a. This completes a TFT 7. Next, a passivation (or insulation) layer 29 is formed to protect the TFT.
Here, the material for the passivation layer is an organic material including Si, such as benzocyclobutene. Therefore, this layer may be called as an organic passivation layer.
A contact hole 37 is formed by etching a portion of the organic passivation layer 29 located over the drain electrode 19b to expose a portion of the drain electrode 19b. A pixel electrode 15 is formed by depositing and patterning a transparent conductive material formed on the organic passivation layer 29, and electrically connected to the drain electrode 19b through the hole 37.
The method of etching the organic passivation layer is a dry etching method by which the pass ivation -layer changes into a volatile material by reaction with free radicals of a plasma gas, and will be described below with reference to FIGs. 4A and 4B.
In FIGs. 4A and 4B, the organic passivation layer 29, the drain electrode 19b, and the substrate 1 are shown. On the organic passivation layer 29, a photoresist 43 is coated and developed to form a predetermined pattern. Then, the substrate 1 is introduced into a vacuum chamber 61. A plasma gas of CF4/02 or SF6/02 is injected into the chamber 61 through a gas inlet Sl (FIG. 4A). Subsequently, the exposed portion of the organic passivation layer 29 (a portion not covered by the developed photoresist 43) is etched by changing the organic passivation layer 29 into SiF4 by chemical reaction with F radicals of CF4 or SF6- Meanwhile, the photoresist 43 is ashed by an 02 gas 4 contained in CF4/02 or SF,/02' That is, the photoresist and the exposed portion of the organic passivation layer are simultaneously etched. This conventional method of etching the organic layer has the following problems.
The first problem relates to the photoresist. Because the etching rate of the organic passivation layer and that of the photoresist are almost the same, the thickness of the photoresist 43 must be about the same as that of the organic passivation layer. For example, if the thickness of the organic layer is about 2gm, then the thickness of the photoresist must be equal to or greater than 2,um. Such a thick photoresist cannot be coated uniformly or developed properly. Therefore, after the etching process, the photoresist 43 cannot be removed perfectly and remains on the organic passivation layer 29 (FIG. 4B) Moreover, it is difficult to obtain a good etch profile.
The second problem relates to the surface of the drain electrode. In general, the drain electrode is made of a metal such as Cr. When the organic layer is etched by SF,/02, the contact resistance through the surface of Cr becomes undesirably high. This causes a problem in that a good electrical contact between the pixel electrode and the drain electrode can not be obtained. On the other hand, when the organic layer is etched by CF4/02, this problem does not occur. However, the etching time for a CF4/02 gas is longer than that for a SF6/02 gas. Thus, the manufacturing time of the LCD becomes longer and the manufacturing cost becomes higher.
FIG. 5 shows an experimental result of the contact resistance of the Cr surface. Curve A represents the currentvoltage characteristics of the Cr surface when CF4/02 is used. Curve B represents the current-voltage characteristics of the Cr surface when SF6102 is used. Curve A clearly has a lower resistance. The possible cause of this phenomenon is as follows. When an SF,/02 gas is used, an oxidized layer may be formed on the Cr surface since Cr reacts with the 02 gas. On the other hand, when the etching step is performed by CF4/02, the oxidized layer is not easily formed because the 0. gas reacts with C of CF, and produces C02 or Co.
Accordingly, the present invention is directed to an etching method for a device having an organic material that substantially obviates one or more of the problems due to limitations and disadvantages of the related art.
An object of the present invention is to provide an improved etching method for an organic layer.
Another object of the present invention is to reduce the number of steps for forming an LCD.
A further object of this invention is to provide an etching method in which the etching time is shortened without sacrificing contact resistance.
Additional features and advantages of the invention will be set forth in the description which follows, and in part will be apparent from the description, or may be learned by practice of the invention. The objectives and other advantages of the invention will be realized and attained by the structure particularly pointed out in the written description and claims hereof as well as the appended drawings.
To achieve these and other advantages and in accordance with the purpose of the present invention, as embodied and broadly described, a method for manufacturing a device including a thin film of organic material having an Si bonding 6 structure by etching the organic film comprises the steps of coating a photoresist on the organic film; developing the photoresist using a mask having a predetermined pattern; and etching the device having the photoresist using a plasma gas.
In another aspect of the present invention, a method for manufacturing a device including a thin film of organic material having an Si bonding structure by etching the organic film, comprises the steps of depositing an insulating layer on the organic film; coating a photoresist on the insulating layer; developing the photoresist using a mask having a predetermined pattern; and etching the device having the photoresist using a plasma gas.
In another aspect of the present invention, a method for manufacturing a liquid crystal display having a film type switching element formed on a substrate comprises the steps of forming an organic film by coating an organic material having a Si bonding structure; coating a photoresist on the organic film; developing the photoresist using a mask having a predetermined pattern; and etching the organic film using p;asma gases comprising a gas having F radical and 02 gas.
In another aspect of the present invention, a method for manufacturing a liquid crystal display having a film type switching element formed on a substrate comprises the steps of forming an organic film by coating an organic material having a Si bonding structure; forming an insulating layer by depositing an inorganic material on the organic film; coating a photoresist on the inorganic film; developing the photoresist using a mask having a predetermined pattern; and etching the organic film using plasma gases including a gas having F radical and 02 gas.
7 In another aspect of the present invention, a method for manufacturing a liquid crystal display having a film type switching element formed on a substrate comprises the steps of forming an organic film by coating an organic material having a Si bonding structure; coating a photoresist on the organic film; developing the photoresist using a mask having a predetermined pattern; etching the organic film revealed by developed photoresist until the etched amount is up to 2/3 of initial thickness using a plasma gas comprising SF, and 02 gas; and etching the organic film revealed by developed photoresist until the organic film is etched perfectly using a plasma gas comprising CF4 and 0, gas.
In another aspect of the present invention, a method for manufacturing a liquid crystal display having a switching element including a gate electrode, a source electrode, and a drain electrode on a substrate, comprises the steps of forming an organic film by coating an organic material having a Si bonding structure; coating a photoresist on the organic film; developing the photoresist using a mask having a predetermined pattern; forming a contact hole by etching the organic film revealed by developed photoresist perfectly using a plasma gas comprising SF6 and 02 gas; and soaking the revealed drain electrode through the contact hole into an etchant.
In another aspect of the present invention, a method of forming a hole in an organic layer includes the steps of forming the organic layer; forming an insulating layer over the organic layer; forming a photoresist pattern over the insulating layer; removing a portion of the insulating layer corresponding to the photoresist pattern; and removing a 8 portion of the organic layer corresponding to the removed portion of the insulating layer to form the hole.
In another aspect of the present invention, a method of forming a hole in an organic layer for an LCD, includes the steps of forming the organic layer; forming a photoresist pattern over the organic layer; removing a portion of the organic layer corresponding to the photoresist pattern using a first etching gas; and removing a remaining portion of the organic layer corresponding to the photoresist pattern using a second etchant.
In another aspect of the present invention, a method of forming a hole in an organic layer formed on a metal layer for an LCD includes the steps of forming the metal layer; forming the organic layer on the metal; forming a photoresist pattern over the organic layer; removing the organic layer corresponding to the photoresist pattern using a first etchant, the organic layer being etched up to a surface of the metal layer; and cleaning the surface of the metal layer using a second etchant.
In a further aspect of the present invention, a method of making a hole in a first layer formed on a substrate comprises the steps of forming a second layer on the first layer; forming a photoresist layer on the second layer, the photoresist layer having an opening; etching the photoresist layer and a portion of the second layer corresponding to the photoresist opening by exposing the substrate to a first etchant, until the portion of the second layer corresponding to the photoresist opening is etched up to a surface of the first layer, wherein a portion of the photoresist layer remains on the second layer when the portion of the second 9 layer corresponding to the photoresist opening is etched up to the surface of the first layer; etching the photoresist layer and a portion of the first layer corresponding to the photoresist opening by exposing the substrate to a second etchant until the photoresist layer is etched up to a surface of the second layer, wherein a portion of the first layer remains in a region corresponding the photoresist opening when the photoresist layer is etched up to the surface of the second layer; and etching the second layer and a portion of the first layer corresponding to the photoresist opening by exposing the substrate to a third etchant until the portion of the first layer corresponding to the photoresist opening is etched up to a bottom of the first layer, wherein when the portion of the first layer corresponding to the photoresist opening is etched up to a bottom of the first layer, there is the second layer left on the first layer.
It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.
For a better understanding of the invention, embodiments will now be described by way of example, with reference to the accompanying drawings, in which:
FIG. 1 is a cross-sectional view showing the structure of a conventional LCD; FIG. 2 is an enlarged plan view showing the conventional LCD having a passivation layer made of an organic material; FIG. 3 is a cross-sectional view taken along line I-I of FIG. 2; FIG. 4A is a cross-sectional view showing a conventional method of etching an organic layer; FIG. 4B is a cross-sectional view showing a photoresist remaining on an organic layer after the organic layer is etched by the conventional etching method; FIG. 5 is a graph showing the current-voltage characteristics measured at the surface of Cr, after the organic layer is etched by an SF6/02 or CF4/02 gas; FIGs. 6A to 6E are cross-sectional views showing an etching method according to a first embodiment of the present invention; FIG. 7 is a cross-sectionai view showing etch profiles according to the first embodiment of the present invention; FIGs. 8A to 8E are cross-sectional views showing an etching method according to a second embodiment of the present invention; and FIGs. BF and BG are cross-sectional views showing an etching method according to a third embodiment of the present invention.
Referring to FIGs. 6A to 6E and 7, the first preferred embodiment of the present invention is described. A data line 119 and a TFT are formed on a substrate 101. The TFT has a gate electrode 121a, a gate insulating layer 123, and source and drain electrodes 119a, 119b. On the TFT, an organic passivation layer 129a containing Si bond structure such as benzocyclobutene (BCB) is formed. On the organic layer 129a, an inorganic layer 129b is formed of a dielectric material such as SiN, or SiO,. The inorganic layer 129b is made thinner than the organic layer 129a (FIG. 6A).
11 A photoresist 143 is coated on the inorganic layer 129b (FIG. 6B) The photoresist 143 is exposed through a mask 145, developed, and patterned (FIG. 6C). Then, the whole substrate is introduced into a vacuum chamber 161 (FIG. 6D). The inorganic layer 129b and the organic layer 129a are etched by a CF4/02 or SF,/02 gas. At the same time, the photoresist is also ashed by 02 contained in the gas.
Here, the ratio of CF4 or SF6 to 02 is determined such that the etching rate of the inorganic layer to that of the organic layer is preferably about 1:5. As a result, a contact hole 137 is formed in the organic passivation layer 129a located over a portion of the drain electrode 119b. The inorganic layer 129b remains on the rest of the organic passivation layer 129a (FIG. 6E).
Referring to FIG. 7, etch profiles according to the first embodiment are described in detail. First, the exposed portion of the inorganic layer 129b is etched by amount T, by producing an SiF4 gas as a result of the reaction between the inorganic layer 129b and F radicals of CF4 or SF., Meanwhile, the photoresist 143 is also ashed by amount T4 by an 02 gas contained in CF4/02 or SF6/02 (02 ashing). Here, the etching rates of the photoresist 143 and the inorganic layer 129b can be controlled by changing the composition ratio of the CF4 or SF, gas to the 02 gas. Once the photoresist 143 is completely removed by the 02 ashing, the inorganic layer 129b is etched through a reaction with F radicals in a manner shown by dashed lines of FIG. 7. Meanwhile, the middle portion of the organic layer 129a is etched faster than the inorganic layer 129b, as shown by dashed lines of FIG. 7. As shown in the figure, while the inorganic layer 129b is etched by amount T1, the organic layer 129a is etched by 12 a larger amount T,. Here, the etching profile is controlled by the initial thicknesses of the organic layer 129a and the inorganic layer 129b and the composition ratio of 02 to the CF4 or SF, gas.
As a result, the photoresist 143 and the incrganic layer 129b are etched altogether by amount T at a region where the photoresist was originally coated. The inorganic layer 129b and the organic layer 129a are etched by amount T, at a region where the photoresist 143 is not present. Thus, a contact hole 137 is formed in the organic layer 129a located over the drain electrode 119b, and the inorganic layer located on the rest of the organic layer has a thickness T3 as shown in FIG. 7.
According to the first preferred embodiment, an additional step of removing the photoresist 143 is not necessary, because the photoresist 143 is completely removed during the process of forming the contact hole in the organic passivation layer. Because of the remaining inorganic layer 129b, a conductive material for pixel electrodes can be deposited stably over the organic passivation layer 129a. However, if desired, the inorganic layer can be removed completely by adjusting the ratio of the etching rate of the inorganic 129b to the etching rate of the organic layer 129a or varying the thickness ratio between them.
Second Preferred Embodiment Referring to FIGs. 8A to 8E, the second preferred embodiment of the present invention is described. As in the first preferred embodiment, a data line and a TFT are formed on a substrate 101. The TFT has a gate electrode, a gate insulating layer, a source electrode, and a drain electrodes 119b. On the TFT, an organic 13 passivation layer 129a containing Si bond structure such as benzocyclobutene (BCB) is formed (FIG. 8A).
A photoresist 143 is coated on the organic layer 129a (FIG. 8B). The photoresist 143 is exposed through a mask 145, developed, and patterned (FIG. 8C). The whole substrate is introduced into a vacuum chamber 161. An SF,5/0, gas is injected through an inlet 151 and brought into a plasma state. The photoresist 143 is ashed by 02 contained in the SFd02 gas. The organic passivation layer 129a, in a region where the photoresist is not present, is etched through a reaction of Si with F radicals of SF6 which produces a SiF4 gas. The etching process is continued until a thin layer of the organic passivation layer 129a remains (FIG 8D). Then, a CF4/()2 gas in a plasma state is injected into the vacuum chamber 161, replacing SiF4 by CF4/02 gas, through the gas inlet 151. The residual photoresist 143 and the remaining organic passivation layer 129a are simultaneously etched. As a result, the photoresist 143 is completely ashed and a contact hole 137 is formed over the drain electrode 119b (FIG 8E).
Using an SF6/02 gas, the first etching step is quickly performed and the manufacturing time is reduced. A thin layer of the organic passivation layer 129a remaining in the first etching step is etched by CF4/02Therefore, contact resistance of the drain electrode 119b can be improved.
14 Third Preferred Embodiment Referring to FIGs. 8F and 8G, the third preferred embodiment of the present invention is described. As in the second preferred embodiment, the organic passivation layer 129a is etched by the SF,/02 gas in a vacuum chamber 161. However, in the third preferred embodiment, the photoresist 143 and the organic passivation layer 129a are both completely etched at once until a metal surface (Cr, for example) of the drain electrode 119b is exposed (FIG. 8F). Here, the contact resistance would become high since an impurity layer 171 or the like is formed at the Cr surface. Therefore, the impurity layer 171 must be removed by a separate etching process (or cleaning process) using an appropriate wet or dry etchant. The result substrate may be soaked in an etchant, for example, BHF (buffered hydrogen fluorine) or BOE (buffered oxide etchant), or a dry etching method, for example, Bc'3 + 02., may be used. Hence, a clean Cr surface is obtained (FIG. 8G).
By using an SF,/02 gas, the etching process can be performed quickly and the manufacturing time is reduced. Since the impurity layer 171 is removed by an additional etching process, the contact resistance of the drain electrode 119b is improved.
The present invention relates to a method of etching an organic layer having a Si bond structure. The present invention does not require an additional process of removing a photoresist. This is because the photoresist is burned away by an 02 gas contained in the etching gas. These effects are achieved by controlling the composition ratio of a CF4 (or SF6) gas to the 02 gas. Furthermore, the contact characteristics between metal and pixel electrodes are improved because an impurity layer such as an oxide layer does not exist at the interface. This result is is due to the two-step process; first, the organic layer is etched by SF,, /02 and then the residual organic layer or an impurity layer is removed. Therefore, it becomes possible to manufacture a high performance LCD with a shorter etching (processing) time.
Thus, the present invention provides an etching method for an organic material where an inorganic material is deposited on the organic material. First, the photoresist is coated and developed, and then, the organic and inorganic material are etched while the photoresist is burned away by a CF4/02 (or SF,/02) gas. Another method is that the organic material and the photoresist are etched by SF,/02 gas until a small amount of the organic material remains, and then, the remaining organic material and photoresist are etched by CF4/02 Still another method is that the organic material and the photoresist are etched completely by an SF,/02 gas and then, the impurity layer on the revealed metal is etched by a metal etchant or a dry etching.
In the present invention, in order to obtain a good etching profile of the organic layer, an inorganic layer is deposited on the organic layer. Then, a photoresist is coated on the inorganic layer, and the photoresist is developed. Subsequently, they are etched by a CF4/02 or SF6/02 gas. While the photoresist is burned away by 02 gas, the inorganic layer and organic layer are simultaneously etched by CF4 or SF6 gas. Controlling the etching rate by changing the composition ratio of CF, (or SF6) gas to 02 gas can remove the photoresist perfectly by the 02 gas and obtain a good etching profile of the organic layer. Additionally, the remaining amount of the inorganic layer can be controlled on the organic layer by the present invention. Thus, 16 it becomes possible to have a good adhesion property for a material to be deposited thereon.
On the other hand, an impurity layer formed on the metal surface (Cr surface, for example) during the etching process of the organic layer can be removed according to the present invention. According to this invention, the organic layer is etched by SF,/02 gas until a small amount remains, and then the remaining organic layer is etched by CF4/02 gas. There is no impurity layer on the metal layer. In another method, the organic layer is etched perfectly by SF.102, then the impurity layer is removed by a metal etchant or a dry etching. Therefore, a layer to be deposited thereon makes a good electrical contact with the metal layer.
It will be apparent to those skilled in the art that various modifications and variations can be made in the etching method for a device having an organic material of the present invention without departing from the spirit or scope of the invention. Thus, it is intended that the present invention cover the modifications and variations of this invention provided they come within the scope of the appended claims and their equivalents.
17

Claims (1)

  1. Claims:
    1. A method of forming a hole in an organic layer, the method comprising the steps of:
    forming the organic layer; forming an insulating layer over the organic layer; forming a photoresist layer over the insulating layer, the photoresist layer having an opening; removing the photoresist layer and a portion of the insulating layer corresponding to the photoresist opening; and removing a portion of the organic layer corresponding to the removed portion of the insulating layer to form the hole.
    2. The method according to claim 1, wherein the organic layer in the organic layer forming step includes Si bond structure.
    3. The method according to claim 1 or 2, wherein the organic layer includes benzocyclobutene.
    4. The method according to claim 1, 2 or 3, wherein the insulating layer in the insulating layer forming step includes an inorganic material.
    5. The method according to claim 4, wherein the inorganic material includes one of SiN, and SiO,.
    6. The method according to claim 1, 2, 3, 4 or 5, wherein the insulating layer removing step and the organic 18 layer removing step use a same etchant, the etchant including F radicals and 0..
    7. The method according to any one of claims 1 to 6, wherein the etchant includes CF4.
    8. The method according to any one of claims 1 to 6, wherein the etchant includes SFs.
    19 9. A method of forming a hole in an organic layer for an LCD, the method comprising the steps of:
    forming the organic layer; forming a photoresist layer over the organic layer, the photoresist layer having an opening; removing a portion of the photoresist layer and a portion of the organic layer corresponding to the photoresist opening using a first etching gas; and removing the residual photoresist layer and a remaining portion of the organic layer corresponding to the photoresist opening using a second etching gas.
    10. The method according to claim 9, wherein the organic layer in the organic layer forming step includes Si bond structure.
    11. The method according to claim 9 or 10, wherein the organic layer in the organic layer forming step includes benzocyclobutene.
    12. The method according to according to claim 9, 10 or 11, wherein the first etching gas includes SF,/02.
    13. The method according to according to claim 9, 10 or 11, wherein the second etching gas includes CF4/02.
    14. The method according to claim 9, 10, 11, 12 or 13, wherein the first etching gas has a first etch rate and the second etching gas has a second etch rate.
    15. The method according to claim 14, wherein the first etch rate is higher than the second etch rate.
    21 16. A method of forming a hole in an organic layer formed on a metal layer for an LCD, the method comprising the steps of:
    forming the metal layer; forming the organic layer on the metal; forming a photoresis-IE layer over the organic layer, the photoresist layer having an opening; removing the photoresist layer and the organic layer corresponding to the photoresist opening completely using a first etching gas, the organic layer being etched up to a surface of the metal layer; and cleaning the surface of the metal layer using a second etching gas.
    17. The method according to claim 16, wherein the metal layer includes Cr.
    18. The method according to claim 16 or 17, wherein the organic layer in the organic layer forming step includes Si bond structure.
    19. The method according to claim 16, 17 or 18, wherein the organic layer includes benzocyclobutene.
    20. The method according to claim 16, 17, 18 or 19, wherein the first etching gas includes SF6/02.
    21. The method according to claim 16, 17, 18 or 19, wherein the second etchant includes CF4/()2.
    22 22. The method according to any one of claims 16 to 21, further comprising the steps of:
    forming an inorganic layer between the organic material forming step and the photoresist layer forming step; and removing the inorganic layer corresponding to the photoresist opening between the photoresist layer forming step and the organic layer removing step, wherein the photoresist layer in the photoresist layer forming step is formed on the inorganic layer.
    23. The method according to claim 22, wherein the inorganic layer includes one of SiN. and SiO,,.
    23 24. A method of making a hole in a first layer formed on a substrate, the method comprising the steps of:
    (a) forming a second layer on the first layer; (b) forming a photoresist layer on the second layer, the photoresist layer having an opening and a phctoresist pattern, wherein the photoresist opening defines a first portion of the first layer and a first portion of the second layer, and the photoresist pattern defines a second portion of the first layer and a second portion of the second layer; (c) etching the photoresist pattern and the first portion of the second layer by exposing the substrate to a first etching gas until the first portion of the second is layer is etched up to a surface of the first portion of the first layer, wherein a portion of the photoresist pattern remains on the second portion of the second layer when the first portion of the second layer is etched up to the surface of the first portion of the first layer; (d) etching the first portion of the first layer and the photoresist pattern remaining on the second portion of the second layer by exposing the substrate to a second etching gas until the photoresist pattern remaining on the second portion of the second layer is etched up to a surface of the second portion of the second layer, wherein the first portion of the first layer remains in a region corresponding to the photoresist opening when the photoresist pattern remaining on the second portion of the 24 second layer is etched up to the surface of the second portion of the second layer; and (e) etching the second portion of the second layer and the first portion of the first layer remaining in the region corresponding to the photoresist opening by exposing the substrate to a third etching gas until the first portion of the first layer remaining in the region corresponding to the photoresist opening is etched up to a bottom of the first portion of the first layer, wherein the second portion of the second layer remains on the second portion of the first layer when the first portion of the first layer remaining in the region corresponding to the photoresist opening is etched up to the bottom of the first portion of the first layer.
    2S. The method according to claim 24, wherein in the step (e), an etch rate of the first layer by the third etching gas is higher than an etch rate of the second layer by the third etching gas.
    26. The method according to claim 24 or 2S, wherein the first etching gas, the second etching gas, and the third etching gas are a substantially same etching gas.
    27. The method according to claim 26, wherein the substantially same etching gas includes SF,/O,.
    28. The method according to claim 26, wherein the substantially same etching gas includes CF4/02.
    29. The method according to claim 24, 2S, 26, 27 or 28, wherein the first layer includes an organic layer and the second layer includes an inorganic layer.
    30. The method according to claim 29, wherein the organic layer includes benzocyclobutene.
    31. A method substantially as hereinbefore described with reference to and/or as illustrated in any one of or any combination of Figs. 6A to 8G of the accompanying drawings.
GB9714116A 1996-07-15 1997-07-03 Etching a hole in an organic passivation layer for an LCD Withdrawn GB2315245A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1019960028525A KR100237005B1 (en) 1996-07-15 1996-07-15 Etching method of insulating film in liquid crystal display device
KR1019960028527A KR100237003B1 (en) 1996-07-15 1996-07-15 Etching method of structure in liquid crystal display device

Publications (2)

Publication Number Publication Date
GB9714116D0 GB9714116D0 (en) 1997-09-10
GB2315245A true GB2315245A (en) 1998-01-28

Family

ID=26632019

Family Applications (1)

Application Number Title Priority Date Filing Date
GB9714116A Withdrawn GB2315245A (en) 1996-07-15 1997-07-03 Etching a hole in an organic passivation layer for an LCD

Country Status (4)

Country Link
JP (1) JPH1096960A (en)
DE (1) DE19730322A1 (en)
FR (1) FR2751468A1 (en)
GB (1) GB2315245A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2323472B (en) * 1997-03-19 2000-03-22 Lg Electronics Inc Structure of a liquid crystal display and method of manufacturing same
US6894737B2 (en) * 2000-05-18 2005-05-17 Lg. Philips Lcd Co., Ltd. Liquid crystal display device having improved seal pattern and method of fabricating the same

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19956904C2 (en) * 1999-11-26 2003-08-07 United Monolithic Semiconduct Integrated amplitude limiter or limiter and method for producing an integrated limiter
JP4677654B2 (en) * 2000-04-19 2011-04-27 日本電気株式会社 Transmission type liquid crystal display device and manufacturing method thereof
JP2004172389A (en) 2002-11-20 2004-06-17 Renesas Technology Corp Semiconductor device and method for manufacturing the same
JP3879751B2 (en) * 2004-07-27 2007-02-14 セイコーエプソン株式会社 Contact hole forming method, circuit board manufacturing method, and electro-optical device manufacturing method
JP2006126255A (en) * 2004-10-26 2006-05-18 Mitsubishi Electric Corp Electrooptical device, liquid crystal display device, and method for manufacturing them
DE102004063036A1 (en) * 2004-12-28 2006-07-06 Advanced Micro Devices, Inc., Sunnyvale Method for forming contact spots
KR102282866B1 (en) 2012-07-20 2021-07-27 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Display device and electronic device including the display device

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0145911A2 (en) * 1983-12-12 1985-06-26 International Business Machines Corporation Dry process for forming positive tone micro patterns
WO1987002626A1 (en) * 1985-10-25 1987-05-07 Tandem Computers Incorporated Method for forming vertical interconnects in polyimide insulating layers
US4687543A (en) * 1986-02-21 1987-08-18 Tegal Corporation Selective plasma etching during formation of integrated circuitry
US5453157A (en) * 1994-05-16 1995-09-26 Texas Instruments Incorporated Low temperature anisotropic ashing of resist for semiconductor fabrication

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0145911A2 (en) * 1983-12-12 1985-06-26 International Business Machines Corporation Dry process for forming positive tone micro patterns
WO1987002626A1 (en) * 1985-10-25 1987-05-07 Tandem Computers Incorporated Method for forming vertical interconnects in polyimide insulating layers
US4687543A (en) * 1986-02-21 1987-08-18 Tegal Corporation Selective plasma etching during formation of integrated circuitry
US5453157A (en) * 1994-05-16 1995-09-26 Texas Instruments Incorporated Low temperature anisotropic ashing of resist for semiconductor fabrication

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2323472B (en) * 1997-03-19 2000-03-22 Lg Electronics Inc Structure of a liquid crystal display and method of manufacturing same
US6894737B2 (en) * 2000-05-18 2005-05-17 Lg. Philips Lcd Co., Ltd. Liquid crystal display device having improved seal pattern and method of fabricating the same

Also Published As

Publication number Publication date
GB9714116D0 (en) 1997-09-10
FR2751468A1 (en) 1998-01-23
DE19730322A1 (en) 1998-01-29
JPH1096960A (en) 1998-04-14

Similar Documents

Publication Publication Date Title
US8049218B2 (en) TFT LCD array substrate and manufacturing method thereof
US6001539A (en) Method for manufacturing liquid crystal display
CN100385671C (en) Thin film transistor array substrate and method of fabricating the same
US8178374B2 (en) Thin film patterning method and method for manufacturing a liquid crystal display device
KR100653467B1 (en) Method for manufacturing tft-lcd
JP3975014B2 (en) Manufacturing method of liquid crystal display device
GB2315245A (en) Etching a hole in an organic passivation layer for an LCD
GB2312073A (en) Method for manufacturing a liquid crystal display
US7125756B2 (en) Method for fabricating liquid crystal display device
US6335781B2 (en) Method for manufacturing an LCD in which a photoresist layer is at least 1.2 times thicker than the passivation layer
US20200035709A1 (en) Method for manufacturing thin-film transistor array substrate and thin-film transistor array substrate
KR100865258B1 (en) Method of manufacturing Array Panel for Liquid Crystal Display Device
KR100272255B1 (en) Manufacturing mathod for thin film transistor
JP2692914B2 (en) Method for manufacturing thin film transistor
KR100603852B1 (en) Method for manufacturing liquid crystal display device using diffraction exposure technique
US7625823B1 (en) Method of patterning a metal layer in a semiconductor device
KR100237005B1 (en) Etching method of insulating film in liquid crystal display device
KR100705616B1 (en) Method for manufacturing thin film transistor liquid crystal display device
KR20010083687A (en) method for fabricating the array substrate for liquid crystal display device
KR100599960B1 (en) Method for manufacturing tft-lcd
KR970005952B1 (en) Thin film transistor & method of manufacturing the same
KR20020002655A (en) Method of manufacturing tft-lcd
KR100737641B1 (en) Method for manufacturing thin film transistor lcd
KR100507278B1 (en) Method for manufacturing thin film transistor lcd
KR100559218B1 (en) Method of manufacturing TFT array substrate

Legal Events

Date Code Title Description
WAP Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1)