GB2237712A

GB2237712A - Method and apparatus for waveform digitization

Info

Publication number: GB2237712A
Application number: GB8924775A
Authority: GB
Inventors: Richard M Povenmire
Original assignee: Motorola Inc
Current assignee: Motorola Solutions Inc
Priority date: 1989-11-02
Filing date: 1989-11-02
Publication date: 1991-05-08
Anticipated expiration: 2009-11-02
Also published as: DE3938335A1; GB8924775D0; GB2237712B

Abstract

An input waveform Vin is shown on a display device 50 such as an oscilloscope as a high density sequence of either horizontal or vertical line segments which track the overall shape of the waveform. This digitization technique includes determining minimum and maximum values of the input waveform and storing 7, 17 these as sets. As these minimum and maximum samples are collected, each sample is compared 12 with a previous minimum and maximum value that had been found during a current line period. The minimum and maximum values for the total line period are stored in a memory. Under processor control 40 these sets of minimum and maximum samples determine the length of a line and are displayed 303 on a visual display device 50 such as an oscilloscope. <IMAGE>

Description

P 2, 3 '7 -7 -1 -i- METHOD AND APPARATUS FOR WAVEFORM DIGITIZATION

Backqround of the Invention The present invention pertains to sampling and display systems and more particularly to waveform sampling and digitization for use in digital display devices or oscilloscopes.

Devices such as oscilloscopes permit the physical display or graphing of voltage, on a vertical axis, versus time, on a horizontal axis. From this visual display or graph, it may be determined how much of a given signal is direct current, how much is alternating current, how much is noise, what the frequency of the signal is and the manner in which the signal changes with time. These aspects oil a signal can be displayed in analog form as part of one test using conventional oscilloscopes.

These conventional oscilloscopes accept an input signal. The scope scans the signal vertically and horizontally, that is to determine how the signal changes with voltage and with time. The oscilloscope is then - an triggered at a particular voltage or time to output analog representation of the input signal on a display device such as a cathode ray tube. The electron beam clE the cathode ray tube is deflected horizontally and vertically to graph or draw an image of the input signal as it changes in time and voltage. 30 Digital oscilloscopes are desirable since they can faithfully represent the input waveform wilth high resolution. However, digitally displaying a signal on an analog display device such as an oscilloscope is difficult. One circuit for controlling the digital display c"" waveforms is shown in U.S. Patent 4,654,584, issued on March 31, 1987, to C. Gyles. A sampling system is show-,i in U. S. Patent 4,536,760, issued on August 20, 1985, to L. Navarro.

Accordingly, it is an object of the present invention to provide circuitry for depicting a digital representation of waveforms on an analog display device.

Summary of the Invention

In accomplishing the object of the present invention, a novel method and apparatus for waveform digitization is shown.

An apparatus for waveform ditigization includes a timer which produces a plurality of periodic pulses. An analog-to-digital converter is connected to the timer and converts an incoming waveform to a number X-bits of digital information representing the sampled input waveform.

A first circuit for determining a maximum is connected to the analog-to-digital converter. This first circuit determines the maximum value of the sampled input waveform over a predetermined time or line period. A second circuit for determining a minimum value is also connected to the analog-to-digital converter. The second circuit determines the minimum value over a predetermined time period or line period. The minimum and maximum value determinations are accomplished by comparing the current minimum and maximum values with the previously determined minimum and maximum values. When the line period or predetermined time has ended, each minimum and maximum value set, unique to a particular ver-Itical pixel line, is stored in a memory. This is repeated over the frequency of the input waveform. Lastly, a processor reads these stored minimum and maximum sets and displays line segments for each vertical pixel line by connecting these minimum and maximum values on a display device such as an oscilloscope.

i 1 i i i i 1 i i i i i 1 1 1 Brief Description of the Drawings

FIG. 1 is a block diagram of the minimum/maximum storage circuit for waveform digitization.

FIG. 2 is a schematic diagram of a staggered sample clock circuit for waveform digitization.

FIG. 3A is a flow chart of a method for vertical display of a digital waveform.

FIG. 3B is a flow chart of a method for vertical orm.

display of a digital wavel.

FIG. 3C is a flow chart of a method for vertical display of a digital waveform.

FIG. 4A is a flow chart of a method for horizontal display of a digital waveform.

FIG. 4B is a flow chart of a method for horizontal display of a digital waveform.

DescriDtion of the Preferred Embodiment FIG. 1 depicts the minimum/maximun storage circuit Lor the sampling method for waveform digitization of the present invention. A sample clock signal is input to timing generator 1. Timing generator 1 is connected to gates 5 and 15, to analog-to-digital converter 10, to multiplexer 20 and to RAM 25. Timing generator 1 produces a plurality of periodic pulses to activate and control gates 5 and 15, analog-to-digital converter 10, multiplexer 20 and RAM memory 25.

The periodic pulses sent from the timing generator 1 to analog-to-digital converter 10 cause converter 10 to convert the input voltage waveform VIN to a number of Nbits. These N-bits, which represent the present value of the voltage waveform input in digital form, are compared to the N-bits representing the voltage input of the previous sample period by comparator 12. The larger of the two samples is stored in latch 17. in accomplishina this, the signal on lead 9 is transmitted through gate 15 -4 to latch 17. If the results of comparator 12 indicate that the previously stored sample in latch 17 is greater, the signal on lead 13 will be a logic 0 and thereby prevent the new sample from being transferred from converter 10 to latch 17.

If, however, the present sample stored in converter 10 is larger than the previously stored sample in latch 17, the signal on lead 13 will be a logic 1 and the output of gate 15 will be such that latch 17 will be enabled to store the new sample of converter 10.

Simultaneous with the above comparison for detec4,.,.".ing the maximum, a second comparison is made to detect the minimum or smaller of the present voltage sample or previously stored minimum sample. The previous sample stored in latch 7 is transmitted to comparator 2 along with the present sample value from converter 10.

Comparator 2 compares the present sample value with the previously stored sample value in latch 7. The resulting output signal on lead 3, if a logic 1, indicates that the present sample in converter 10 is less than the previously stored sample in latch 7. As a result, gate 5 operates latch 7 to store the present sample of converter as a new minimum value. If the previously stored value in latch 7 was the smaller of the two sample -e 25 values, comparator 2 outputs a logic 0 on lead 3 and gat inhibits the storing of the present value of converter 10. Gates 5 and 15 are both operated at the correct time by the timing signal on lead 9 which is output from timing generator 1.

At a time after the duration of the sampling period and storage of both the new minimum and maximum values in latches 7 and 17 respectively, multiplexer 20 is operated by signal 21 of timing generator 1. First multiplexer 20 is operated to transmit the minimum value of latch 7 to RAM memory 25 where it is stored under the control of timing signal 26. Next., multiplexer 20 is operated by signal 21 to transmit the maximum value of latch 17 to a 1 1 i i i i i -5 next sequential location relative to the minimum in RAM 25. Again, signal 26 controls the storing of the maximum in RAM 25.

RAM 25 is sufficiently large to contain many samples, since the display device 50 operates at a much slower rate than the sampling circuitry shown. Display device 50 may be an oscilloscope or similar device.

microprocessor 40 via buffer 30 unloads sets of minimum and maximum values from RAM memory 25. Each of the sets of minimum and maximum values of a given sampling period comprise a data set. Each data set is read from RAM memory 25 by microprocessor 40 through buffer 30. Next, the microprocessor determines the length of a vertical line segment which connects the minimum and maximum values of each data set. This v'ical line segment is then displayed on display device er-1. 50. The above steps of sampling, storing, reading, calculating and displaying are repeated for each of the stored data sets in RAM 25 for a duration determined by the sample clock signal. Since the sampling rate is mucla greater than the frequency of the VIN signal, the display seen on display device 50 appears to be a number of vertical line segments which track the frequency of the VIN signal input.

Referring to FIG. 3A, the microprocessor's operation is shown for display of low frequency (with respect to the system's sampling frequency) data in RAM memory 25. This process is executed by the software of microprocessor 40. The operation is initiated at start block 300. Next, an initial set of minimum and maximum values is read from RAM memory 25, block 301. Block 302 calculates the length of the vertical line segment between the minimum value and maximum value of the particular set read from RAM memory. The line segment is then displayed on its unique vertical pixel line on an oscilloscope or similar device, block 303.

1 1 i i 1 i i i i Block 304 determines whether the display cycle of the oscilloscope is complete. If the display cycle is not complete, block 304 transfers control to block 305 via the W path. Block 305 then increments a data set count which selects the next sequential data set stored in RAM memory 25. Then, the steps of blocks 301. 302, 303 and 304 are repeated until the display cycle is complete. When the display cycle is complete, the Y path is followed from block 304 and the process is ended, block 306.

Referring to FIG. 3B, a method similar to that shown in FIG. 3A is described, except that FIG. 3B pertains to a display of a rapidly rising (intermediate frequency with respect to the system's sampling frequency) voltage input signal (VIN). Specifically, this case occurs when the maximum value of a predetermined time period is slightly less than the minimum value of the following time period. In this case the adjacent vertical line segments will almost overlap. This process operates similarly to that described above for FIG. 3A except thal.

-h of at block 307 a determination is made. Does the lengt the line segment representing the present sample (maximun-minimun) overlap by a sufficient amount the length of the line segment representing the previous sample (maximum-minimum), block 307? If the answer is yes, the Y path is followed from block 307 and block 303 is entered. This remaining processing occurs as described above.

If the present and preceding line segments do not overlap, a visual discontinuity would be observed in the display of the oscilloscope. The amount of overlap required for triggering this process may be selected in a predetermined fashion. If the present and previous line segments do not overlap beyond this threshold, block 307 transfers control to block 308 via the N path. Block 308 extends the minimum value of the present line segment by one half the value of the length of the previous line 1 i 1 i i 1 1 1 i segment. Block 308 then transfers control to block 303 and the remainder of the process is the same as described for FIG. 3A above.

This extension of the minimum value permits the human eye to observe a more continuous display. Therefore, the display is more readable and provides for higher resolution. For a rapidly declining voltage input (VIN), the above process is reversed. That is, one half the length of the previous line segment is added to the maximum value of the present line segment.

For the case of a rapidly changing (high frequency with respect to the system's sampling frequency) VIN signal, microprocessor 40 will use the processing arrangement shown in FIG. 3C. A high frequency signal is defined as the case when the maximum value for each time period is significantly less than the minimum value for the following time period. As in FIG. 3B, block 307 determines whether the previous segment overlaps by a sufficient amount the present line segment. If there is not enough overlap, block 307 transfers control to block 308. Block 308 determines the difference between the following line segment minimum and maximum values. That is, this the value of the line segment following the present line segment to be displayed.

Next, block 309 extends the present line segment maximum by the difference of the following maximum value minus the following minimum value. Block 310 determines the difference between the previous line segment's minimum and maximum. Block 311 extends the present line segment's minimum by the difference in the preceding line segment's maximum value minus minimum value. Block 311 then transfers control to block 303 and processing is the same as described in FIG. 3B.

As a result, the process shown in FIG. 3C provides a more enhanced overlapping of the vertical line segments and therefore, more resolution for rapidly changing VIN signals.

For situations when the VIN signal is jittering, a display in accordance with the process of FIG. 4A is employed to generate a horizontal digital display. The process is started at block 400. Block 401 calculates 9 the difference between the minimum and maximum values of the present line segment. A three-pixel long horizontal line segment is displayed at the voltage level corresponding to the minimum value of the present line segment. This three-pixel long horizontal line extends from the previous vertical line segment to the following vertical line segment and therefore the line extends over three adjacent vertical pixels, block 402.

Next, block 403 determines whether all horizontal line segments have been drawn. If not, the N path from block 403 is followed to block 404. Block 404 moves the display downward or lower in voltage one-pixel. Block 404 transfers control block 402. Block 402 displays a three-pixel long horizontal line at the new location which is one-pixel line lower than the previous horizontal pixel line. Block 403 is again entered which determines whether all the evenly spaced horizontal segments are complete. The horizontal segments are complete when the number of horizontal lines drawn is equal to 'Ithe difference between the maximum and minimum values of the present vertical line segment.

When all the horizontal line segments have been drawn, block 403 transfers control to block 405 via the Y path. Block 405 determines whether the clock cycle is complete. If the display cycle is not complete, the N 30 path is followed to block 401. Block 402 through 404 are iterated for the complete display cycle. When the display cycle is complete, block 405 transfers control via the Y path to block 406 and the process is ended.

FIG. 4B depicts another process used by microprocessor 40 for the case when VIN is jittering and VIN is in the intermediate or high frequency ranges as previously defined. Block 400 starts the process. Next, 1 i i i 1 1 i i 1 i i 1 i i i i g- block 401 calculates the difference between the minimum value of the present segment and the minimum value of the next segment. Block 402 displays a three-pixel long horizontal line placed at the minimum value for the next line segment. This three-pixel long horizontal line extends from the previous line segment to the following vertical line segment.

Next, block 403 determines whether all the segments have been complete. All the segments are complete when the step of block 402 has been iterated a number of times to evenly space three-pixel lines between the minimum value of this and the next line segment. If all segments have not been complete, block 403 transfers control via the N path to block 404. Block 404 moves the display line down one pixel. Block 404 then transfers control to block 402. Block 402 displays another horizontal line segment lower than the previous horizontal line segment.

Again block 403 is entered and determines whether all line segments have been completed. If so, block 403 transfers control to block 405. Block 405 determines whether the display cycle is complete. 1.1E the display cycle is not complete, block 405 transfers control to block 401. As a result, blocks 401 through 404 are iterated until the display cycle is complete. When the display cycle is complete, block 405 transfers control to block 406 via the Y path and the process is ended.

Referring to FIG. 2, a circuit for producing a staggered sample clock is shown. This circuit produces sample clock pulses which are delayed incrementally from a trigger point on the voltage input waveform. This circuit operates to capture periodic waveforms by increasing the delay time that each sample clock starts relative to the trigger point in order to capture different points on the waveform. By performing this staggered sampling approach a number of times, the entire waveform may be captured. This is particularly useful 1 for waveforms which change very rapidly compared with the sampling rate of this system.

This circuit has as inputs a TRIGGER signal and a RESET signal and a SYSTEM CLOCK signal. These signals are transmitted from system control circuitry (not shown). The output is the SAMPLE CLOCK signal which is used to drive the mininum/maximun storage circuit shown in FIG. 1. Counters 201, 202 and 203 are connected to the processor via the processor's data bus.

Counter 203 is a programmable divide counter which divides down the SYSTEM CLOCK signal to produce the SAMPLE CLOCK signal. Counter 202 is loaded by the processor with the number of samples to be acquired during each acquisition pass. 1,11-- counts each sample is clock edge until a zero count is achieved and then terminates the sampling process.

Counter 201 is loaded by the processor with the count value which indicates the d;z-lay time from the trigger point to the time at which sample clocks are output by counter 203.

When the trigger signal is at logic 1, counter 201 counts down from the preprogrammed count value to zero.

When counter 201 achieves its zero count, it clocks flip- flop 201. The output of flip-fllop 210 is gated through gate 215 to enable counter 203 to produce sample clock signals.

As the sample clock signals are produced, counter 202 counts down from its preprogrammed value until it reaches zero. At this time, counter 202 clocks flip-flop 211 which is connected to counter 203 via gate 215. As a result of flip-flop 211 being set, gate 215 disables counter 203. This halts the acquisition cycle until the system processor initiates a next acquisition cycle.

Although the preferred embodiment of the invention has been illustrated, and that form described in detail, it will be readily apparent to those skilled in the art that various modifications may be made therein without i departing from the spirit of the invention or from the scope of the appended claims.

is i 1 i 1 i i i i I i 1

Claims

What is claimed is:

1. Apparatus for the digital display of an input waveform comprising:

timing means (1) for providing a plurality of periodic signals; analog-to-digital converter means (10) connected to said timing means, said analog-to-digital means operating to receive said input waveform and operating in response to said timing means to produce N-bits representing a sampled amplitude of said input waveform, said analog-to-digital converter means being cyclically operated in response to said timing means to produce successive sets of N-bits; first means for determining (17) a maximum value i i i 1 i I i 1 between one said set of N-bits and a previous set of Nbits, said first means for determining being connected to said analog-to-digital converter means and to said timing means; second means for determining (7) minimum value between one said set of N-bits and a previous sets of N- bits, said said second means for determining being connected to said analog-to-digital converter means and to said timing means; storage means (25) connected to said timing means and to said first and second means for determining, said 1 i i I 1 i 1 i i i storage means operating in response to said timing means to periodically store sets of said maximum and minimum values; processor means (40) connected to said storage means and operating in response to each stored set of maximum and minimum values to produce line segments connecting said minimum and maximum values; and display means (50) connected to said processor means and operating in response to said processor means to provide a visual display of said line segments which digitally describe said input waveform.

i i i i i i 1 i 1

2. Apparatus for waveform digitization as claimed in claim 1, said first means for determining including: comparing means (12) connected to said analog-todigital converter means and operating to compare a current maximum value (set of N-bits) with a previous maximum value (set of N-bits); latching means (17) connected to said comparing means and to said analog-to-digital converter means, said latching means operating to store said maximum value of said comparing means; and gating means (15) connected to said timing means, to said comparing means and to said latching means, said gating means operating in response to said comparing means to allow storage of a new maximum value in said latching means.

3. Apparatus for waveform digitization as claimed in claim 2, said second means for determining including: comparing means (2) connected to said analog-todigital converter means and operating to compare a current minimum value (set of N-bits) with a previous minimum value (set of N-bits); latching means (7) connected to said analog-to digital converter means and to said comparing means said latching means operating to store said minimum value of said comparing means; and gating means (5) connected to said timing means, to said comparing means and to said latching means, said gating means operating in response to said comparing means to allow storage of a new minimum value in said latching means.

4. Apparatus for waveform digitization as claimed in claim 3, said storage means including:

multiplexing means (20) connected to said timing means, to said analog-to-digital converter means and to said latching means for said first and second means for determining, said multiplexing means operating in response to said timing means to sequentially transmit said latched minimum and maximum values as sets; random access memory means (25) connected to said timing means and to said multiplexing means, said random access memory means operating to store said sets of minimum and maximum values; and buffering means (30) connected to said multiplexing means and to said random access memory means, said buffering means operating to transmit said stored sets of minimum and maximum values.

5. Apparatus for waveform digitization as claimed in claim 4, said display means including oscilloscope means (50).

steps of:

6. A method for waveform digitization comprising the periodically sampling (301) minimum and maximum values of said input waveform; storing (301) said minimum and maximum values as a set in a memory; from said memory; reading (301) a set of minimum and maximum values calculating (302) a vertical line segment between said minimum and maximum values of said set; displaying (303) said calculated line segment on a display device for visual observation; and iterating (304) said steps of reading, calculating and displaying for each of said sets of minimum and maximum 15 values during a display period.

7. A method for waveform digitization as claimed in claim 6, said step of iterating including the step of incrementing (305) a data set counter to indicate a next set of minimum and maximum values to be displayed.

8. A method for waveform digitization comprising the steps of: periodically (301) sampling an input waveform for minimum and maximum values; storing (301) said minimum and maximum values as a set in a memory; reading (301) a set of minimum and maximum values from said memory; calculating (302) a vertical line segment between said minimum and maximum values of said set; determining (307) whether the length of a present line segment overlaps a previous line segment; extending (308) said present line segment by onehalf the length of said previous line segment for a determination of said non-overlapping condition of said previous and present line segments; displaying (303) said extended line segment on a display device for visual observation; and iterating (304) said steps of reading, calculating, determining, extending and displaying for each of said sets of minimum and maximum values during a display period.

9. A method for waveform digitization of an input waveform comprising the steps of: periodically sampling (301) said input waveform for pluralities of minimum and maximum values; storing (301) said minimum and maximum values as a set in a memory; reading (301) a set of minimum and maximum values from said memory; calculating (302) a vertical line segment between said minimum and maximum values of a said set; determining (307) whether the length of a present line segment overlaps a previous line segment; first extending (308, 309) said maximum value of said present line segment by the difference of the maximum and minimum values of a next following line segment for said non-overlapping condition of said previous and present line segments; second extending (310, 311) said minimum value of said present line segment by the difference of said maximum and minimum values of a preceding line segment for said non- overlapping condition of said previous and present line segments; displaying (303) said extended line segment on a display device for visual observation; and iterating (304) said steps of reading, calculating, determining, first and second extending and displaying for each of said sets of minimum and maximum values during a display period.

10. A method for waveform digitization of an input waveform comprising the steps of:

periodically sampling (401) said input waveform for minimum and maximum values; i 1 1 i storing (401) said minimum and maximum values as a set in a memory; reading (401) calculating (401) the difference between the maximum and minimum value of a particular set; displaying (402) a fixed length horizontal line segment on a display device at a maximum value of the set; first iterating (403, 404) said step of displaying for a plurality of evenly spaced horizontal line segments between said maximum and minimum values; and is second iterating (405) said steps of calculating, displaying and first iterating for a predetermined display period.

11. A method for waveform digitization of an input waveform comprising the steps of: periodically sampling (401) said input waveform for minimum and maximum values; storing (401) said minimum and maximum values as a set in a memory; calculating (401) the difference between the minimum value of a particular set and a minimum value of a next sequential set; displaying (402) a fixed length horizontal line segment on a display device for visual observation; first iterating (403, 404) said step of displaying for a plurality of evenly spaced horizontal line segments at the minimum value of the next set; and second iterating (405) said steps of calculating, displaying and first iterating for a predetermined time period.

12. A circuit for staggering samples of a high frequency input waveform to produce a sample clock signal, said circuit comprising:

processor means (40) for providing values; clock means (1) for producing periodic signals; first counter means (201) connected to said processor means and to said clock means and operating in response to said periodic signals to count from a predetermined first value of said processor means to zero; first latching means (210) connected to said first counter means and operating in response to said zero count of said first counter means to store an indication of said zero count; second latching means (211) connected to said i i i second counter means and operating to store an indication of i i i i i i said zero count of said second counter means; and second counter means (202) coupled to said processor means and to said clock, said second counter means operating in response to said periodic signals to count from a predetermined second value to zero; third counter means (203) coupled to said first and second latching means, said third counter means operating in response to said zero indication of said first latching means to produce said sample clock signal and in response to said zero indication of said second latching means to inhibit production of said sample clock signal.

13. A circuit for staggering samples as claimed in claim 12, where there is further included gating means (215) connected to said first and second latching means and to i i I 1 1 i i I I i i i 1 said third counting means, said gating means operating to control said third counting means to produce and to inhibit production of said sample clock signal.

i i 1 i Published 1991 at The Patent Oifke. State House. 66/71 High Holborn. LondonWC I R4'I?. Further copies may be obtained from Saks Branch. Unit 6. Nine Mile Point Cwmfelinfach. CToss Keys. Newport NPI 7HZ. Printed by Multiplex techniques lid. St Mary Cray. Kent.