GB2183122A - Synchronizing signal generating apparatus for PAL system - Google Patents

Synchronizing signal generating apparatus for PAL system Download PDF

Info

Publication number
GB2183122A
GB2183122A GB08627316A GB8627316A GB2183122A GB 2183122 A GB2183122 A GB 2183122A GB 08627316 A GB08627316 A GB 08627316A GB 8627316 A GB8627316 A GB 8627316A GB 2183122 A GB2183122 A GB 2183122A
Authority
GB
United Kingdom
Prior art keywords
frequency
signal
oscillator
signal generated
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
GB08627316A
Other versions
GB2183122B (en
GB8627316D0 (en
Inventor
Teruo Hieda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Publication of GB8627316D0 publication Critical patent/GB8627316D0/en
Publication of GB2183122A publication Critical patent/GB2183122A/en
Application granted granted Critical
Publication of GB2183122B publication Critical patent/GB2183122B/en
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N9/00Details of colour television systems
    • H04N9/44Colour synchronisation
    • H04N9/45Generation or recovery of colour sub-carriers

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Processing Of Color Television Signals (AREA)
  • Synchronizing For Television (AREA)

Abstract

Oscillator 1 develops a 13 &cirf& 375 MHz signal FHS for the horizontal transfer in solid-state imager 8. This signal is divided, 2, to provide the horizontal synch signal FH. It is further divided, 9, to provide the vertical synch signal FV. The output of a second oscillator 4 is divided, 5, to develop the colour sub- carrier FSC. The two oscillators are synchronised by comparing their frequency divided outputs, 3, 6, in a phase-locked loop. Modifications are shown in Figs. 2 and 3. <IMAGE>

Description

SPECIFICATION Synchronizing Signal Generating Apparatus for PAL System This invention relates to a reference signal generating apparatus for a color television camera and more particularly to a synchronizing signal generating apparatus for the PAL system.
The color subcarrier frequency fscl horizontal synchronizing frequency fH and vertical synchronizing frequency f, of the phase-alternation line system (hereinafter referred to as the PAL system) which is one of color television systems are standardized as follows: 625 fH= fv (1) 2 1135 1 fsc= fH+ fv (2) 4 2 It is, however, extremely difficult to obtain these frequency values fsc, fH and fv in a state of perfectly satisfying Formulas (1) and (2) above by frequency dividing the output of one and the same reference signal generator, because the least common multiple of these frequency values fH and fsc is about 11 G . Hz.The reason for which the frequency values fsc, fH and fv are thus standardized is as follows: In the PAL system, the color subcarrier of one of the color difference modulation axes is inverted once in every horizontal scanning period for the purpose of minimizing a color error resulting from the phase distortion of a transmission system. In the case of 1/2 interleaving arrangement, therefore, the phase of the color subcarrier of the inverted axis becomes uniform in every horizontal scanning period. During reproduction buy a monitor, therefore, dots come to vertically align to show conspicuous lines called dot disturbance. To solve this problem, the 1/2 interleaving arrangement is changed to a 1/4 interleaving arrangement to have the dots align in a chequered pattern.In addition to that, the dot position is arranged to be inverted for every field with phase inversion effected between one field and another by a fv12 offset.
For obtaining the frequency values fsc and fH, varied methods have been known including among others a method of using a frequency computing arrangement and a method of using a phase locked loop (hereinafter referred to as PLL) and a pulse removing circuit which is arranged to extract pulses for every horizontal and vertical periods as disclosed in Japanese Patent Publication No. SHO 60-27469. Simpler known methods for attaining this purpose include a method of performing synchronizing control with a PLL over 1/161 of a reference frequency which is 282 n times as high as the horizontal synchronizing frequency and 1/162 of a frequency which is n times as high as the frequency fsc (Japanese Patent Publication No. SHO 59-12224).
These conventional methods have various shortcomings. The method of using a frequency computing arrangement necessitates complex arrangement and complicated adjustment. The method of using the PLL and the pulse removing circuit for extracting pulses for every horizontal and vertical periods requires complex arrangement. As for the method of using the PLLfor performing synchronizing control over 1/161 of the reference frequency which is 282 n times as high as the horizontal synchronizing frequency and 1/162 of the frequency which is n times as high as the frequency fsc is applicable only to a case where the reference frequency for obtaining the horizontal frequency is integertimes as high as 282 fH=4.406250 MHz.
It is therefore a general object of this invention to provide a novel synchronizing signal generating apparatus and method for the PAL system.
It is a more specific object of one aspect of this invention to provide a novel synchronizing signal generating apparatus for the PAL system which is simply arranged and requires no adjustment work thereon.
To solve the above-stated problems of the prior art devices, a synchronizing signal generating apparatus for the PAL system which embodies this invention comprises: a first oscillator arranged to generate a signal of a reference frequency of 13.375xn (MHz) for a frame synchronizing signal; a second oscillator arranged to generate a signal of a frequency 4 m times as high as a color subcarrier frequency; a first frequency divider arranged to frequency divide the output signal of the first oscillator into 1 451xm a second frequency divider which frequency divides the output signal of the second oscillator into 598in a phase comparator arranged to compare the phase of the output of the first frequency divider and that of the second frequency divider; and control means arranged to control the oscillation frequency of at least one of the first and second oscillators according to the output of the phase comparator.
With the embodiment arranged as described above, the frequency generated by the first oscillator is divided by 451 x m. The frequency generated by the second oscillator is divided by 598x n. The phases of the outputs of the frequency dividers thus obtained are compared with each other by the phase comparator. The oscillation frequency of at least one of the first and second oscillators is controlled on the basis of the output of the phase comparator to cause the first and second oscillators to oscillate in synchronism with each other.
The invention will now be described in greater detail, and certain specific embodiments thereof set out by way of example only, reference being made to the accompanying drawings, in which: Fig. 1 is a block diagram showing a first embodiment of this invention; Fig. 2 is a block diagram showing a second embodiment of this invention; and Fig. is a block diagram showing a third embodiment of this invention.
Use of a solid-state image sensor necessitates a reference oscillation frequency which differs from the conventional oscillation frequency for obtaining pulses required in driving the image sensor.
Assuming that a tri-color stripe filter is used, and that a video signal obtained from the solid-state image sensor includes 4 MHz of luminance zone, the horizontal transfer frequency fHs becomes: fHs=(4+a)x3 Assuming that a=0.5 MHz, fas*13.5 MHz.
In obtaining a certain relation between the horizontal synchronizing frequency and the color subcarrierfrequencyfsc by a synchronous oscillation arrangement, the PAL system specifies the relation as follows: 709379 fH=2500 fsc Therefore, this relation is not simply obtainable by a frequency dividing process. It is, therefore, extremely difficult to obtain the frequency values fH and fsc in exact conformity to the specification by using a generally conceivable frequency dividing ratio.In view of this, in accordance with this invention the above-stated relation is modified as shown below: 451 x4 fisc*598 fHs fHs=13.375 (MHz)=856 fH The value Hs shown above is selected to be extremely close to the above-stated horizontal transfer frequency of the solid-state image sensor and to be convenient. It is thus a feature of this invention that with the relation in question modified in close proximity into a relatively simple relation, the relation between the horizontal synchronizing frequency and the color subcarrier frequency is synchronously oscillated by means of a PLL. Embodiments of this invention is arranged as described below with reference to the accompanying drawings: Fig. 1 shows an embodiment of this invention in a block diagram.The illustration includes an oscillator 1; a 1/856 frequency divider 2; a 1/451 frequency divider 3; an oscillator 4; a 1/4 frequency divider 5; a 1/598 frequency divider 6; a phase comparator 7; a circuit 8 for driving a solid-state image sensor; a frequency divider 9 which is arranged to frequency divide the frequency fHS into [2/856x1/625]; and a low-pass filter 10 which is arranged to cut the high frequency band component of the output of the phase comparator 7. The oscillator 1 oscillates at the frequency fHS of 13.375 MHz. The output of the oscillator 1 is frequency divided by the frequency divider 2 into the frequency fH. The frequency fHS is supplied also to the 1/451 frequency divider 3. The output of the divider 3 is supplied to the phase comparator 7.
The oscillator 4 generates a frequency of 4fsc which is four timers as high as the frequency fsc. The frequency 4fsc is divided by the 1/4 frequency divider 5 into the frequency fsc. Further, the frequency 4fsc is divided also by the 1/598 frequency divider 6. The output of the divider 6 is supplied to the phase comparator 7. The comparator 7 compares the output phase of the divider 6 with that of the 1/451 frequency divider 3. The output of the phase comparator 7 then comes via the low-pass filter 10 to control the oscillation frequency of the oscillator 4.
The oscillator 4, the 1/598 frequency divider 6 and the phase comparator 7 jointly form a PLL which causes the two oscillators 4 and 1 to synchronously oscillate.
The frequency fsc which is thus obtained can be expressed as follows: 598 4fsc= fHs 451 598 = x13.375MHz 451 =17.734479 MHz This shows an error of 4 Hz from the value 4fsc=17.734475 MHz specified by the PAL system standards. However, this is a negligible error well within an allowable range and thus presents no problem for practical applications.
In the embodiment, the PLL arrangement is not applied to the oscillator 1 which generates the frequency fHs for driving the solid-state image sensor but is applied to the other oscillator 4 which generates the frequency 4fsc. This arrangement ensures highly stable oscillation of the frequency fHs. Therefore, the solid-state image sensor can be stably driven. This is a highly advantageous feature.
Further, in the embodiment shown in Fig. 1,the use of the oscillator 4 may be replaced with a modification which is arranged to prepare the oscillator 1 in the form of a voltage controlled oscillator (VCO for short) and to apply the output of the phase comparator 7 to the oscillator 1 via the low-pass filter 10. The arrangement of this modification is as shown in Fig. 2.
While the frequency of the oscillator 1 of this specific embodiment is set at 13.375 MHz and that of another oscillator 4 at 4fsc, each of these values of course may be replaced with some value which is integer times as high as the set value. In the case of such a modification, the frequency dividing ratio of each of the frequency dividers 3 and 6 corresponding to these oscillators is also multiplied by an integer as applicable. Further, the same advantageous effect is also attainable by changing the oscillation frequency of the oscillator 4 to 2fsc, the frequency dividing ratio of the frequency divider 6 to 299 and that of the frequency divider 5 to 2 as shown in Fig. 3 at an oscillator 4', a frequency divider 6' and another frequency divider 5'. This modification permits simplification of the arrangement of the oscillator 4'.
In accordance with this invention, as described in the foregoing, the frequency offset of the color subcarrier of the PAL system can be effected with ease; and the arrangement of the synchronizing signal generating device for the PAL system can be simplified. Further, the frequency of 13.375 MHz generated by the oscillator 1 according to this invention is highly suitable for use as a reference frequency in driving the solid-state image sensor.

Claims (23)

1. A synchronizing signal generator for the PAL system, comprising: a) a first oscillator arranged to generate a signal of a frequency which is a reference frequency 13.375xn MHz (n: an integer); b) a second oscillator arranged to generate a signal of a frequency which is 2m (m: an integer) times as high as a color subcarrier frequency; c) a first frequency divider arranged to frequency divide the output of said first oscillator into 1 451xn d) a second frequency divider arranged to frequency divide the output of said second oscillator into 299xm e) a phase comparator arranged to compare the phases of the outputs of said first and second frequency dividers with each other; and f) control means for controlling the oscillation frequency of either one of said first and second oscillators on the basis of the result of phase comparison made by said phase comparator.
2. A generator according to claim 1, wherein said first oscillator is a voltage-controlled oscillator having the oscillation frequency thereof controlled by said control means.
3. A generator according to claim 1, wherein said second oscillator is a voltage-controlled oscillator having the oscillation frequency thereof controlled by said control means.
4. A generator according to claim 1, further comprising: g) a third frequency divider arranged to frequency divide the oscillation frequency of said first oscillator into 1/856.
5. A generator according to claim 1, further comprising: g) a fourth frequency divider arranged to frequency divide the oscillation frequency of said first oscillator into 2 1 x 856 625
6. A generator according to claim 1, further comprising: g) a fifth frequency divider arranged to frequency divide the oscillation frequency of said second oscillator into 2m and to produce the output thereof as a color subcarrier frequency.
7. A signal generating apparatus for generating a signal determined by a relation 1135 1 fsc= fH+ fv 4 2 which obtains among a color subcarrier frequency fsc, a horizontal synchronizing frequency fH and a field frequencyfv, comprising: a) first means for generating a signal of a frequency of 2mxf5c (m: a positive integer), said signal being arranged to have a variable frequency; b) second means for frequency dividing the frequency of said signal generated by said first means by 299xm; c) third means for generating a signal of a frequency which is equal to the frequency of the signal generated by said second means; and d) control means arranged to phase compare the signals generated by said second and third means and to control the frequency of said signal generated by said first means in such a manner as to have the phases of signals of said second and third means coincide with each other.
8. An apparatus according to claim 7, further comprising: e) means for generating frequencies fH and fv from the signal generated by said third means.
9. An apparatus according to claim 8, wherein said third means includes: a) an oscillator arranged to generate a signal of a frequency which is n (n: a positive integer) times as high as the frequency of the signal generated by said second means; and b) frequency dividing means for frequency dividing the output of said oscillator into 1/n.
10. An apparatus according to claim 9, wherein the frequency of the signal generated by said oscillator is integer times as high as said frequency fH and is n times as high as the frequency of the signal generated by said second means.
11. An apparatus according to claim 9, wherein said oscillator is arranged to generate a signal of a frequency which is integer-times as high as said frequency fv and is n times as high as the frequency of the signal generated by said second means.
12. An apparatus according to claim 7, wherein said control means includes: a) phase comparison means for comparing the phases of the signal generated by said second and third means with each other; b) a low-pass filter arranged to cut the high frequency band component of the output of said phase comparison means; and c) means for applying the output of said low-pass filter to said first means.
13. An apparatus according to claim 7, wherein said apparatus is arranged to produce driving pulses for driving an image sensor; and the signal generated by said third means is produced as said driving pulses.
14. An apparatus according to claim 7, wherein said second means is arranged to generate a signal of a frequency which is integer times as high as 13.375 MHz.
15. A signal generating apparatus for generating a signal determined by a relation 1135 1 fsc fH+ fv 4 2 which obtains among a color subcarrier frequency fsc, a horizontal synchronizing frequency fH and a field frequency fvt comprising: a) first means for generating a signal of a frequency of 13.375xn MHz (n: an integer), said signal being arranged to have a variable frequency; b) second means for frequency dividing the frequency of said signal generated by said first means by 451 x n; c) third means for generating a signal of a frequency which is equal to the frequency of the signal generated by said second means; and d) control means arranged to phase compare the signals generated by said second and third means and to control the frequency of the signal generated by said first means in such a manner as to have the phases of signals of said second and third means coincide with each other.
16. An apparatus according to claim 15, further comprising: e) means for generating the frequency fsc from the output of said third means.
17. An apparatus according to claim 16, wherein said third means includes: a) an oscillator arranged to generate a signal of a frequency which is n (n: a positive integer) times as high as the frequency of the signal generated by said second means; and b) frequency dividing means for frequency dividing the output of said oscillator into 1/n.
18. An apparatus according to claim 17, wherein said oscillator is arranged to generate a signal of a frequency which is integer times as high as the frequency fsc and is I times as high as the frequency of the signal generated by said second means.
19. An apparatus according to claim 17, wherein said control means includes: a) phase comparison means for comparing the phases of the signal generated by said second and third means with each other; b) a low-pass filter arranged to cut the high frequency band component of the output of said phase comparison means; and c) means tor applying the output of said low-pass filter to said first means.
20. An apparatus according to claim 17, wherein said apparatus is arranged to produce driving pulses for driving an image sensor; and said driving pulses are produced on the basis of the output of said first means.
21. A method of synchronizing two oscillators providing synchronizing signals for a PAL system, in which method a first oscillator is arranged to generate a signal of a frequency (13.375xn) times as high as a reference frequency, where n is an integer, a second oscillator is arranged to generate a signal of a frequency 2m times as high as a color subcarrierfrequency,where mis an integer, the outputs of the first and second oscillators are respectively divided by 1/(451 x n) and 1/(299 x m), the divided frequency outputs are compared in a phase comparator and the result of the phase comparison is used to control the frequency of oscillation of one of the oscillators.
22. Synchronizing signal generating apparatus for a PAL system substantially as hereinbefore described, with reference to and as illustrated in the accompanying drawings.
23. A method of synchronizing two oscillators providing synchronizing signals for a PAL system, which method is substantially as hereinbefore described.
GB8627316A 1985-11-18 1986-11-14 Synchronizing signal generating apparatus for pal system Expired GB2183122B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP25808785A JPS62117490A (en) 1985-11-18 1985-11-18 Synchronizing signal generator for pal

Publications (3)

Publication Number Publication Date
GB8627316D0 GB8627316D0 (en) 1986-12-17
GB2183122A true GB2183122A (en) 1987-05-28
GB2183122B GB2183122B (en) 1989-11-22

Family

ID=17315337

Family Applications (1)

Application Number Title Priority Date Filing Date
GB8627316A Expired GB2183122B (en) 1985-11-18 1986-11-14 Synchronizing signal generating apparatus for pal system

Country Status (3)

Country Link
JP (1) JPS62117490A (en)
DE (1) DE3638868A1 (en)
GB (1) GB2183122B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02152574A (en) * 1988-12-02 1990-06-12 Hirano Tecseed Co Ltd Lip coater type coating device
JP3272000B2 (en) * 1991-07-23 2002-04-08 キヤノン株式会社 Signal processing device

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2049343A (en) * 1979-04-20 1980-12-17 Victor Company Of Japan Synchronizing signal generator
EP0078045A1 (en) * 1981-10-26 1983-05-04 Hitachi, Ltd. Synchronizing signal generating circuit for solid-state colour video camera
GB2116395A (en) * 1982-01-21 1983-09-21 Victor Company Of Japan Synchronizing signal generating apparatus

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6027469B2 (en) * 1977-05-18 1985-06-28 ソニー株式会社 Synchronization signal generator for PAL system
JPS5912224B2 (en) * 1978-02-25 1984-03-21 日本ビクター株式会社 Signal generation circuit in color television system
JPS62117477A (en) * 1985-11-15 1987-05-28 Canon Inc Pal synchronizing signal generator

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2049343A (en) * 1979-04-20 1980-12-17 Victor Company Of Japan Synchronizing signal generator
US4328513A (en) * 1979-04-20 1982-05-04 Hitachi, Ltd. Synchronizing signal generator device for television
EP0078045A1 (en) * 1981-10-26 1983-05-04 Hitachi, Ltd. Synchronizing signal generating circuit for solid-state colour video camera
US4517587A (en) * 1981-10-26 1985-05-14 Hitachi, Ltd. Synchronizing signal generating circuit for solid-state color video camera
GB2116395A (en) * 1982-01-21 1983-09-21 Victor Company Of Japan Synchronizing signal generating apparatus

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
NOTE: GB A 2049343 AND US 4328513 ARE EQUIVALENT; EP A1 0078045 AND US 4517587 ARE EQUIVALENT; *

Also Published As

Publication number Publication date
DE3638868A1 (en) 1987-05-21
JPS62117490A (en) 1987-05-28
DE3638868C2 (en) 1992-10-01
GB2183122B (en) 1989-11-22
GB8627316D0 (en) 1986-12-17

Similar Documents

Publication Publication Date Title
US4038683A (en) Television synchronizing generator
JP3737838B2 (en) Synchronous circuit
US5912714A (en) Clock generator for a video signal processing apparatus
GB2183122A (en) Synchronizing signal generating apparatus for PAL system
US4558349A (en) Color subcarrier generator
US4670774A (en) Video format signal generator with improved synchronization system
GB2183960A (en) Synchronizing signal generating apparatus for PAL system
JPS5943036B2 (en) Circuit layout in color television encoder
CA1317670C (en) Television synchronizing arrangement
JPH05207327A (en) Horizontal synchronizing circuit
KR100189052B1 (en) Palm form color ccd camera
JPH0321918B2 (en)
JP2730031B2 (en) Drive circuit for solid-state image sensor
JP3104229B2 (en) External synchronization device for video camera
US5168349A (en) Synchronization of color carriers of different color tv standards having the same line frequency
JP2531138B2 (en) Sync signal generator
JPH06253322A (en) Stabilization system for synchronous coupling
KR100272332B1 (en) Circuit for generating color bar pattern signal
JPH0350979A (en) Clock generating circuit
JPH0369234B2 (en)
JP3277160B2 (en) PAL type synchronization signal generation circuit
KR20010093934A (en) Adaptive clock generation apparatus for high definition television
JPS62122394A (en) Synchronizing signal generator for pll
JPS6070888A (en) Signal generator for vtr camera
JPH074016B2 (en) External synchronization circuit

Legal Events

Date Code Title Description
PE20 Patent expired after termination of 20 years

Effective date: 20061113