GB2108738A - Arrangement for automatic erasing of the information contents in data bases - Google Patents

Arrangement for automatic erasing of the information contents in data bases

Info

Publication number
GB2108738A
GB2108738A GB08237053A GB8237053A GB2108738A GB 2108738 A GB2108738 A GB 2108738A GB 08237053 A GB08237053 A GB 08237053A GB 8237053 A GB8237053 A GB 8237053A GB 2108738 A GB2108738 A GB 2108738A
Authority
GB
United Kingdom
Prior art keywords
memory
generators
group
memories
erasing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
GB08237053A
Other versions
GB2108738B (en
Inventor
Nils Herbert Edstrom
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Telefonaktiebolaget LM Ericsson AB
Original Assignee
Telefonaktiebolaget LM Ericsson AB
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Telefonaktiebolaget LM Ericsson AB filed Critical Telefonaktiebolaget LM Ericsson AB
Publication of GB2108738A publication Critical patent/GB2108738A/en
Application granted granted Critical
Publication of GB2108738B publication Critical patent/GB2108738B/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B5/00—Recording by magnetisation or demagnetisation of a record carrier; Reproducing by magnetic means; Record carriers therefor
    • G11B5/02—Recording, reproducing, or erasing methods; Read, write or erase circuits therefor
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/20—Memory cell initialisation circuits, e.g. when powering up or down, memory clear, latent image memory
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/24—Memory cell safety or protection circuits, e.g. arrangements for preventing inadvertent reading or writing; Status cells; Test cells

Abstract

Arrangement to destroy by erasing the information contents in data memories and program memories included in a data base installation, without destroying the equipment. An operation device (MO) is brought to activate a first group of parallelly working address generators (AD1-ADn), these generators successively generating and selecting all addresses in a memory (DS1-DSn) which is separately connected to each of the generators and which is part of a first memory group. Gate circuits (GD1<u1>u-GDn<u4>u) are connected to the data inputs on each memory unit in this first memory group through which binary digits of the same logical level is written into the selected addresses of the memories irrespective of what is already written there. The operation device (MO) also activates a second group of parallelly working address generators (AP1-APn), these generators successively generating and selecting all addresses in a memory (PS1-PSn) which is separately connected to each of the generators, said memory being part of a second memory group. Gate circuits (GP<u1>u-GPn<u4>u) are connected to the data inputs of each memory unit in this second memory group through which circuits binary digits of the same logical level are written into the selected addresses of the memories. After completed erasing in said first and second memory group an activation signal is transmitted to a control device (L) which then indicates that the erasing is finished.
GB08237053A 1980-12-23 1981-12-21 Arrangement for automatic erasing of the information contents in data bases Expired GB2108738B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE8009141A SE425705B (en) 1980-12-23 1980-12-23 DEVICE FOR AUTOMATICALLY ENHANCING THE INFORMATION CONTENT IN THE COMPUTER AND THE PROGRAMMING IN A DATABASE

Publications (2)

Publication Number Publication Date
GB2108738A true GB2108738A (en) 1983-05-18
GB2108738B GB2108738B (en) 1985-04-24

Family

ID=20342579

Family Applications (1)

Application Number Title Priority Date Filing Date
GB08237053A Expired GB2108738B (en) 1980-12-23 1981-12-21 Arrangement for automatic erasing of the information contents in data bases

Country Status (7)

Country Link
ES (1) ES508252A0 (en)
GB (1) GB2108738B (en)
IT (1) IT8125766A0 (en)
NL (1) NL8120486A (en)
NO (1) NO822813L (en)
SE (1) SE425705B (en)
WO (1) WO1982002274A1 (en)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3347483A1 (en) * 1983-12-29 1985-07-11 GAO Gesellschaft für Automation und Organisation mbH, 8000 München DEVICE FOR SECURING SECRET INFORMATION
US4587629A (en) * 1983-12-30 1986-05-06 International Business Machines Corporation Random address memory with fast clear
US4593384A (en) * 1984-12-21 1986-06-03 Ncr Corporation Security device for the secure storage of sensitive data
US4698750A (en) * 1984-12-27 1987-10-06 Motorola, Inc. Security for integrated circuit microcomputer with EEPROM
US4860351A (en) * 1986-11-05 1989-08-22 Ibm Corporation Tamper-resistant packaging for protection of information stored in electronic circuitry
US4890263A (en) * 1988-05-31 1989-12-26 Dallas Semiconductor Corporation RAM with capability for rapid clearing of data from memory by simultaneously selecting all row lines
US5036488A (en) * 1989-03-24 1991-07-30 David Motarjemi Automatic programming and erasing device for electrically erasable programmable read-only memories
FR2659166A1 (en) * 1990-03-05 1991-09-06 Sgs Thomson Microelectronics MEMORY CIRCUIT WITH MEMORY ELEMENT FOR SELECTING WORD LINES FOR ERASING AN INFORMATION BLOCK.
DE19612440C1 (en) * 1996-03-28 1997-05-07 Siemens Ag Control circuit e.g. for individual register of semiconductor memory on microprocessor chip
GB2321123B (en) * 1997-01-11 2001-01-03 Motorola Ltd Circuit for erasing a memory and a method thereof

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4006433A (en) * 1975-03-17 1977-02-01 International Business Machines Corporation Bias/erase oscillator
US4172291A (en) * 1978-08-07 1979-10-23 Fairchild Camera And Instrument Corp. Preset circuit for information storage devices

Also Published As

Publication number Publication date
NL8120486A (en) 1983-04-05
GB2108738B (en) 1985-04-24
IT8125766A0 (en) 1981-12-22
ES8302944A1 (en) 1982-12-01
ES508252A0 (en) 1982-12-01
SE425705B (en) 1982-10-25
NO822813L (en) 1982-08-18
SE8009141L (en) 1982-06-24
WO1982002274A1 (en) 1982-07-08

Similar Documents

Publication Publication Date Title
GB2108738A (en) Arrangement for automatic erasing of the information contents in data bases
HK123695A (en) Method of generating a pseudo-random number in a dataprocessing-system and a system for carrying out the method
GB1574058A (en) Power supply control in a memory system
KR830009518A (en) Data Processing System for Parallel Processing
KR860004356A (en) Data processing device
EP0361525A3 (en) Single chip microcomputer
KR840006526A (en) Operating system supervisor method and apparatus for data processing apparatus
KR850007128A (en) Memory access controller
DE3065673D1 (en) Setting device for protective control system
KR880011812A (en) A method for parallel data input into a semiconductor memory device and a circuit for performing the method
JPS57111893A (en) Relieving system of defective memory
KR850003009A (en) Apparatus and method for controlling a plurality of memory plates
US3866061A (en) Overlap timing control circuit for conditioning signals in a semiconductor memory
JPS5250641A (en) Character pattern generating device
JPS50153832A (en)
ES433887A1 (en) A tracking device for a data processing system. (Machine-translation by Google Translate, not legally binding)
JPS57193853A (en) Histogram generating device
KR960016685A (en) Memory system
ES8105867A1 (en) Electronic control unit for recreational machines (Machine-translation by Google Translate, not legally binding)
SU409225A1 (en) DEVICE FOR CONTROLLING THE RELIABILITY OF INFORMATION
SU631983A1 (en) Storage
KR950009734A (en) Non-Destructible Semiconductor Memory and Test Method
JPS57120160A (en) Parity checking system
SU1173445A1 (en) Device for cancelling data in reprogrammed memory microcircuits
JPS578850A (en) Storage device

Legal Events

Date Code Title Description
PCNP Patent ceased through non-payment of renewal fee