GB2038101A - Printed circuits - Google Patents
Printed circuits Download PDFInfo
- Publication number
- GB2038101A GB2038101A GB7849056A GB7849056A GB2038101A GB 2038101 A GB2038101 A GB 2038101A GB 7849056 A GB7849056 A GB 7849056A GB 7849056 A GB7849056 A GB 7849056A GB 2038101 A GB2038101 A GB 2038101A
- Authority
- GB
- United Kingdom
- Prior art keywords
- substrate
- pattern
- resin material
- immersing
- epoxy resin
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/24—Reinforcing the conductive pattern
- H05K3/245—Reinforcing conductive patterns made by printing techniques or by other techniques for applying conductive pastes, inks or powders; Reinforcing other conductive patterns by such techniques
- H05K3/246—Reinforcing conductive paste, ink or powder patterns by other methods, e.g. by plating
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/09—Use of materials for the conductive, e.g. metallic pattern
- H05K1/092—Dispersed materials, e.g. conductive pastes or inks
- H05K1/095—Dispersed materials, e.g. conductive pastes or inks for polymer thick films, i.e. having a permanent organic polymeric binder
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/18—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material
- H05K3/181—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material by electroless plating
- H05K3/182—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material by electroless plating characterised by the patterning method
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/422—Plated through-holes or plated via connections characterised by electroless plating method; pretreatment therefor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0335—Layered conductors or foils
- H05K2201/0347—Overplating, e.g. for reinforcing conductors or bumps; Plating over filled vias
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09581—Applying an insulating coating on the walls of holes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
- H05K2201/09981—Metallised walls
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
- H05K3/4053—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques
- H05K3/4069—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques for via connections in organic insulating substrates
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/425—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern
- H05K3/426—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern initial plating of through-holes in substrates without metal
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Dispersion Chemistry (AREA)
- Chemically Coating (AREA)
- Manufacturing Of Printed Wiring (AREA)
Abstract
A method of fabricating printed circuit devices comprising the steps of depositing a pattern onto an insulating substrate, said pattern being formed of a silver loaded epoxy resin material, immersing the patterned substrate in an electroless copper plating bath and subsequently treating the plated substrate to consolidate the copper plated pattern thereon. Preferably the epoxy resin material is a bisphenol A resin with an aromatic hardener loaded with silver flake particles of 20-50 mu m size. Such a resin material can be prepared in a consistency suitable for a silk screen printing process.
Description
SPECIFICATION
Printed circuits
This invention relates to the fabrication of printed circuit boards.
Existing methods for the production of circuit boards are usually of fully subtractive nature, or based on semi-additive techniques.
PCB's made by the subtractive method involves the following processes:
1. Coating of a suitable high grade lami
nate with copper foil (25-35 ym thick)
by adhesive/pressure bonding.
2. Photolithographically defining a circuit
pattern in an overlaid etch resist.
3. Wet chemical etching of the exposed
copper foil.
4. Stripping of the etch-resist to expose
the remaining Cu for further processing
e.g. tinning and component insertion.
Holes (if required) would be electroles
sly plated at this stage.
Semi additive PCB production involves a slightly different approach to that above. Predrilled unclad boards are treated with Sn/Pd ionic solutions to render their surfaces active for electroless Cu plating. The necessary process stages would be:
1. Clean and prepare the high grade
(drilled) laminate.
2. Immerse in SnCl2/PdCl2 solutions;
rinse and dry.
3. Immerse in electroless plating solution
plate whole board to thickness of 0.5-1ym (including holes).
4. Apply etch resist pattern.
5. Immerse whole in electroplating bath.
Plating exposed areas to 25-35 ym.
6. Remove resist. Immerse in copper et
chant and etch away the now exposed
thin copper to define discrete conductor
areas.
7. Bake to consolidate plating.
8. Tinning and component insertion.
Plating of holes would take place simultaneously with the plating of the flat conductor areas. Fully additive PCB manufacture would use the electroless copper process to deposit all the required copper in the circuit. Methods for defining the conducting areas in electroless plating are several, see for example British Patent 1 487 227. This uses TiO2 loaded board to replace the Sn2+ ions as the electro less plating sensitizer, Pd2+ reduction is then achieved only in areas exposed to UV radiation (through a UV mask).
According to the present invention there is provided a method of fabricating printed circuit devices comprising the steps of depositing a pattern onto an insulating substrate, said pattern being formed of a silver loaded epoxy resin material, immersing the patterned substrate in an electroless copper plating bath and subsequently treating the plate substrate to consolidate the copper plated pattern thereon.
Embodiments of the invention will now be described. The invention uses metallic silver as a nucleating medium to promote electroless
Cu deposition, where the silver is in the form of fine flake, typically 20-50 jum particle size; loaded into an epoxy resin (typically a bis phenol A resin with an aromatic amine hardener). The silver loaded resin is screen printed onto any desired substrate in the desired conductor pattern. If "through board" connections are required e.g. for double sided boards, the holes must be drilled prior to the printing operation. By careful control of the resin rheology and correct choice of printing conditions (e.g. print velocity, screen type, emulsion geometry and substrate to screen separation) it is possible to deposit the loaded resin onto the inside walls of holes contained on the board.A multiple wet-pass technique is used whereby on the first pass the resin is forced through the screen and defines the conductor areas; on the second and subsequent passes the resin will be forced through the screen only in those areas unsupported by the substrate beneath i.e. holes in the substrate. Material is transferred into the holes and thereby coats the walls. On printing the pattern on the opposite side of the board material will again be deposited at or in hole areas, forming a continuous film between opposite sides of the board. The substrate may be of any material capable of being formed into flat sheet, and capable of withstanding the curing cycle of the conducting resin.
(Before printing on the reverse side of a board the first side must be dried to avoid smudging etc. of the conductor). It is necessary that the printed layer contains metallic silver at the surface, but not that the resin be formulated specifically for low bulk resistivity, since it is the surface properties of the resin that are most important.
The board and conductor are now immersed in an electroless copper plating bath, the formulation of which is well documented and available commercially. Plating commences at 20-22 C, with a maximum plating rate at 35 C; plating rates vary from 0.05 itm per hour, to several microns per hour depending on plating conditions. The rate may be increased by including one or all of the following treatments to board and plating solution:
1. Immerse the printed board in an epoxy
solvent, dimethyl formamide, methy
lene dichloride are two (the former be
ing preferred) for 25-30 minutes at
room temperature. pry the board, rinse
in deionized water and dry again. Im
merse the treated board in the standard
electroless copper plating solution for 1
to 10 hours (depending on the thick
ness of film required).Rinse the plated
board, dry and bake at 100-140 C for
1-4 hours to consolidate the Cu plat
ing.
2. Immerse the printed board in an epoxy
solvent e.g. dimethyl formamide for
5-10 minutes, rinse and dry. To the
copper plating solution add 0.05 to
0.1 volume % of 0.5 molar acid tin (2)
chloride solution. Immerse the treated
board in the prepared solution for 1-5
hours depending on film thickness.
Rinse in cold water, dry at 100-140 C for 1-4 hours.
3. Immerse the printed board in a 0.2
molar SnCI2 acid solution for 30"-1'.
Rinse in deionized water. Immerse
board in standard electroless copper
plating solution for 1-5 hours. Rinse
and bake 100-140 C for 1-4 hours.
Agitation of the copper plating solution with a low pressure air stream will help to stabilize the solution and aid the wall plating in drilled holes. For optimum results the boards themselves should be gently agitated during the plating period to prevent localized solution depletion. Plating to a thickness of 15-20 ym is possible, above this the plating tends to become non uniform with a flaky, loosely adherent top coat resulting. This must be avoided since the presence of loosely bound copper particles will cause "seeding" and uncontrolled copper deposition on non activated areas of the substrate.
The copper track and plated through holes as prepared above are solderable using standard tin-lead solders, with typical pull-off strengths 140-170 gm mm-2 after a 3 second solder run.
Solder times up to 10 seconds have been used with pull-off strengths remaining at or near the average value. Failure of a soldered area takes place within the bulk of the conducting resin film, and not at the substratesilver resin, resin-copper, or copper-solder interfaces.
The size of the substrates or printed geometrics is only limited by the conducting resin printing methods. It is possible to (electroless) copper plat silver loaded resin tracks of any size, at least down to (and including) 0.25 mm track width. No acid etches are required to prepare or pre-treat the boards.
The invention allows conducting track to be deposited onto a variety of substrates and provides a means of achieving through board connections between selected areas on either side of the substrate, and also a means whereby discrete components may be inserted into the board and connected to the conducting areas by means of soldering. The method also allows the integration of printed components such as switches and terminations suitable for use with sprung edge connectors.
Claims (11)
1. A method of fabricating printed circuit devices comprising the steps of depositing a pattern onto an insulating substrate said pattern being formed of a silver loaded epoxy resin material, immersing the patterned substrate in an electroless copper plating bath and subswquently treating the plated substrate to consolidate the copper plated pattern thereon.
2. A method according to claim 1 wherein the expoxy resin material is a bisphenol A resin with an aromatic amine hardener.
3. A method according to claim 1 or 2 wherein the silver is in flake form of 20-50 jum particle size.
4. A method according to any preceding claim wherein the silver loaded epoxy resin material is deposited by a silk screen printing process.
5. A method according to claim 4 wherein the substrate is a sheet or board having holes therethrough, in areas covered by the pattern, the pattern being screen printed a first time to deposit the epoxy resin material onto the substrate face and a second time to deposit the epoxy resin material onto the inside walls of the holes.
6. A method according to any preceding claim wherein the substrate is a sheet or board and a pattern is deposited on both faces thereof.
7. A method according to any preceding claim including the step of immersing the substrate bearing the printed pattern for a predetermined period of time in an epoxy solvent and then rinsing the substrate prior to immersing the substrate in the electroless copper plating bath.
8. A method according to any preceding claim including the step of immersing the substrate bearing the printed pattern for a predetermined period of time in a 0.2 to 0.5 molar SnC12 acid solution and then rinsing the substrate prior to immersing the substrate in the electroless copper plating bath.
9. A method according to any preceding claim wherein the consolidation treatment comprises baking the substrate at a temperature of between 100 C and 140 C.
10. A method of fabricating printed circuit devices substantially as described.
11. A printed circuit device fabricated by the method of any preceding claim.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB7849056A GB2038101B (en) | 1978-12-19 | 1978-12-19 | Printed circuits |
ES487017A ES487017A1 (en) | 1978-12-19 | 1979-12-18 | Printed circuits |
FR7931102A FR2445090A1 (en) | 1978-12-19 | 1979-12-19 | METHOD FOR MANUFACTURING PRINTED CIRCUITS |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB7849056A GB2038101B (en) | 1978-12-19 | 1978-12-19 | Printed circuits |
Publications (2)
Publication Number | Publication Date |
---|---|
GB2038101A true GB2038101A (en) | 1980-07-16 |
GB2038101B GB2038101B (en) | 1983-02-09 |
Family
ID=10501809
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB7849056A Expired GB2038101B (en) | 1978-12-19 | 1978-12-19 | Printed circuits |
Country Status (3)
Country | Link |
---|---|
ES (1) | ES487017A1 (en) |
FR (1) | FR2445090A1 (en) |
GB (1) | GB2038101B (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2172436A (en) * | 1985-03-16 | 1986-09-17 | Marconi Electronic Devices | Printed circuits |
GB2172437A (en) * | 1985-03-16 | 1986-09-17 | Marconi Electronic Devices | Printed circuits |
GB2172438A (en) * | 1985-03-16 | 1986-09-17 | Marconi Electronic Devices | Printed circuits |
EP0195611A2 (en) * | 1985-03-16 | 1986-09-24 | Marconi Electronic Devices Limited | Printed electrical circuit and method of connecting components therewith |
US4812353A (en) * | 1986-12-27 | 1989-03-14 | Sankyo Kasei Kabushiki Kaisha | Process for the production of circuit board and the like |
EP0322997A2 (en) * | 1987-12-31 | 1989-07-05 | Jungpoong Products Co., Ltd. | Process for making printed circuit boards |
WO1991009511A2 (en) * | 1989-12-19 | 1991-06-27 | Technology Applications Company Limited | Electrical conductors of conductive resin |
EP1087649A2 (en) * | 1999-09-27 | 2001-03-28 | Sony Corporation | Printed wiring board and display apparatus |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB749621A (en) * | 1950-08-28 | 1956-05-30 | John Albert Chitty | Improvements in the manufacture of electrically conductive elements or coatings |
GB938365A (en) * | 1959-01-08 | 1963-10-02 | Photocircuits Corp | Method of making printed circuits |
US3259559A (en) * | 1962-08-22 | 1966-07-05 | Day Company | Method for electroless copper plating |
DE1521442B2 (en) * | 1964-10-16 | 1975-02-27 | Photocircuits Corp., Glen Cove, N.Y. (V.St.A.) | Object that can be used for the production of printed circuits from a carrier material with any electrical properties |
US3745045A (en) * | 1971-01-06 | 1973-07-10 | R Brenneman | Electrical contact surface using an ink containing a plating catalyst |
-
1978
- 1978-12-19 GB GB7849056A patent/GB2038101B/en not_active Expired
-
1979
- 1979-12-18 ES ES487017A patent/ES487017A1/en not_active Expired
- 1979-12-19 FR FR7931102A patent/FR2445090A1/en not_active Withdrawn
Cited By (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0195611A3 (en) * | 1985-03-16 | 1987-09-16 | Marconi Electronic Devices Limited | Printed electrical circuit and method of connecting components therewith |
GB2172437A (en) * | 1985-03-16 | 1986-09-17 | Marconi Electronic Devices | Printed circuits |
GB2172438A (en) * | 1985-03-16 | 1986-09-17 | Marconi Electronic Devices | Printed circuits |
EP0195611A2 (en) * | 1985-03-16 | 1986-09-24 | Marconi Electronic Devices Limited | Printed electrical circuit and method of connecting components therewith |
EP0195612A2 (en) * | 1985-03-16 | 1986-09-24 | Marconi Electronic Devices Limited | Printed circuit arrangement |
EP0199450A2 (en) * | 1985-03-16 | 1986-10-29 | Marconi Electronic Devices Limited | Printed electrical circuit |
EP0203680A2 (en) * | 1985-03-16 | 1986-12-03 | Marconi Electronic Devices Limited | Electrical device including a printed circuit |
GB2172436A (en) * | 1985-03-16 | 1986-09-17 | Marconi Electronic Devices | Printed circuits |
EP0203680A3 (en) * | 1985-03-16 | 1987-09-02 | Marconi Electronic Devices Limited | Electrical device including a printed circuit |
EP0195612A3 (en) * | 1985-03-16 | 1987-09-16 | Marconi Electronic Devices Limited | Printed circuit arrangement |
EP0199450A3 (en) * | 1985-03-16 | 1987-09-02 | Marconi Electronic Devices Limited | Printed electrical circuit |
GB2172436B (en) * | 1985-03-16 | 1989-06-21 | Marconi Electronic Devices | Electrical circuit |
US4812353A (en) * | 1986-12-27 | 1989-03-14 | Sankyo Kasei Kabushiki Kaisha | Process for the production of circuit board and the like |
EP0322997A2 (en) * | 1987-12-31 | 1989-07-05 | Jungpoong Products Co., Ltd. | Process for making printed circuit boards |
EP0322997A3 (en) * | 1987-12-31 | 1990-04-25 | Jungpoong Products Co., Ltd. | Process for making printed circuit boards |
WO1991009511A2 (en) * | 1989-12-19 | 1991-06-27 | Technology Applications Company Limited | Electrical conductors of conductive resin |
WO1991009511A3 (en) * | 1989-12-19 | 1991-10-03 | Technology Applic Company Limi | Electrical conductors of conductive resin |
EP1087649A2 (en) * | 1999-09-27 | 2001-03-28 | Sony Corporation | Printed wiring board and display apparatus |
EP1087649A3 (en) * | 1999-09-27 | 2003-08-13 | Sony Corporation | Printed wiring board and display apparatus |
US7417867B1 (en) | 1999-09-27 | 2008-08-26 | Sony Corporation | Printed wiring board and display apparatus |
Also Published As
Publication number | Publication date |
---|---|
GB2038101B (en) | 1983-02-09 |
FR2445090A1 (en) | 1980-07-18 |
ES487017A1 (en) | 1980-09-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5235139A (en) | Method for fabricating printed circuits | |
US3934335A (en) | Multilayer printed circuit board | |
US3698940A (en) | Method of making additive printed circuit boards and product thereof | |
US4217182A (en) | Semi-additive process of manufacturing a printed circuit | |
EP0003605B1 (en) | Toning and solvent washout process for making conductive interconnections | |
US3666549A (en) | Method of making additive printed circuit boards and product thereof | |
US3573973A (en) | High speed additive circuit process | |
US3854973A (en) | Method of making additive printed circuit boards | |
US4735676A (en) | Method for forming electric circuits on a base board | |
WO2002001636A1 (en) | Process for the manufacture of printed circuit boards with plated resistors | |
GB2038101A (en) | Printed circuits | |
JPS6257120B2 (en) | ||
EP0645074B1 (en) | Method of making a printed circuit board | |
JPH06275950A (en) | Manufacture of wiring board | |
USRE28042E (en) | Method of making additive printed circuit boards and product thereof | |
JPH04100294A (en) | Manufacture of printed wiring board | |
EP0476065B1 (en) | Method for improving the insulation resistance of printed circuits | |
CA1162323A (en) | Method of producing circuit boards using adhesive coating | |
EP0732040B1 (en) | Method of making a printed circuit board | |
US5758412A (en) | Method of making a printed circuit board | |
JPH06260759A (en) | Manufacture of printed circuit board | |
JPH06152126A (en) | Manufacture of wiring board | |
GB2095916A (en) | Circuit boards | |
IE49971B1 (en) | Manufacture of printed circuits | |
KR930000639B1 (en) | Manufacturing method of multi layer printed circuit board |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PCNP | Patent ceased through non-payment of renewal fee |