USRE28042E - Method of making additive printed circuit boards and product thereof - Google Patents
Method of making additive printed circuit boards and product thereof Download PDFInfo
- Publication number
- USRE28042E USRE28042E US28042DE USRE28042E US RE28042 E USRE28042 E US RE28042E US 28042D E US28042D E US 28042DE US RE28042 E USRE28042 E US RE28042E
- Authority
- US
- United States
- Prior art keywords
- board
- circuit
- metal
- resist
- conductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000000654 additive Substances 0.000 title abstract description 13
- 230000000996 additive effect Effects 0.000 title abstract description 13
- 238000004519 manufacturing process Methods 0.000 title description 12
- 229910052751 metal Inorganic materials 0.000 abstract description 72
- 239000002184 metal Substances 0.000 abstract description 71
- 238000000034 method Methods 0.000 abstract description 70
- 239000004020 conductor Substances 0.000 abstract description 45
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 abstract description 40
- 239000000758 substrate Substances 0.000 abstract description 38
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 abstract description 28
- 239000010949 copper Substances 0.000 abstract description 24
- 229910052802 copper Inorganic materials 0.000 abstract description 22
- 229910052759 nickel Inorganic materials 0.000 abstract description 20
- 230000008569 process Effects 0.000 abstract description 12
- 238000004070 electrodeposition Methods 0.000 abstract description 11
- 239000004634 thermosetting polymer Substances 0.000 abstract description 6
- 230000006872 improvement Effects 0.000 abstract description 2
- 238000007747 plating Methods 0.000 description 16
- 238000000576 coating method Methods 0.000 description 14
- 239000011248 coating agent Substances 0.000 description 13
- 229920002120 photoresistant polymer Polymers 0.000 description 11
- VEXZGXHMUGYJMC-UHFFFAOYSA-N Hydrochloric acid Chemical compound Cl VEXZGXHMUGYJMC-UHFFFAOYSA-N 0.000 description 10
- 239000000463 material Substances 0.000 description 10
- 230000001681 protective effect Effects 0.000 description 10
- 239000011888 foil Substances 0.000 description 8
- 239000002253 acid Substances 0.000 description 7
- 229920005989 resin Polymers 0.000 description 7
- 239000011347 resin Substances 0.000 description 7
- 239000011889 copper foil Substances 0.000 description 6
- 238000007772 electroless plating Methods 0.000 description 6
- 238000005530 etching Methods 0.000 description 6
- 230000000873 masking effect Effects 0.000 description 6
- 239000002904 solvent Substances 0.000 description 6
- 239000002131 composite material Substances 0.000 description 5
- 238000000151 deposition Methods 0.000 description 5
- 230000008021 deposition Effects 0.000 description 5
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 5
- 229910052737 gold Inorganic materials 0.000 description 5
- 239000010931 gold Substances 0.000 description 5
- 238000010438 heat treatment Methods 0.000 description 5
- 239000000203 mixture Substances 0.000 description 5
- 229910052763 palladium Inorganic materials 0.000 description 5
- KDLHZDBZIXYQEI-UHFFFAOYSA-N palladium Substances [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 5
- 239000004033 plastic Substances 0.000 description 5
- QAOWNCQODCNURD-UHFFFAOYSA-N sulfuric acid Substances OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 5
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 4
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 4
- 239000000853 adhesive Substances 0.000 description 4
- 230000001070 adhesive effect Effects 0.000 description 4
- 239000002585 base Substances 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 238000001035 drying Methods 0.000 description 4
- 238000010915 one-step procedure Methods 0.000 description 4
- 229910052709 silver Inorganic materials 0.000 description 4
- 239000004332 silver Substances 0.000 description 4
- 229910000679 solder Inorganic materials 0.000 description 4
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 description 3
- 238000009713 electroplating Methods 0.000 description 3
- 239000000543 intermediate Substances 0.000 description 3
- 150000002500 ions Chemical class 0.000 description 3
- 229910017604 nitric acid Inorganic materials 0.000 description 3
- 150000002940 palladium Chemical class 0.000 description 3
- 239000010970 precious metal Substances 0.000 description 3
- 238000002360 preparation method Methods 0.000 description 3
- 230000009467 reduction Effects 0.000 description 3
- 150000003839 salts Chemical class 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- 229920001187 thermosetting polymer Polymers 0.000 description 3
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 3
- KXGFMDJXCMQABM-UHFFFAOYSA-N 2-methoxy-6-methylphenol Chemical compound [CH]OC1=CC=CC([CH])=C1O KXGFMDJXCMQABM-UHFFFAOYSA-N 0.000 description 2
- 229910021578 Iron(III) chloride Inorganic materials 0.000 description 2
- 239000003513 alkali Substances 0.000 description 2
- 239000003054 catalyst Substances 0.000 description 2
- 239000003795 chemical substances by application Substances 0.000 description 2
- 238000005253 cladding Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000000454 electroless metal deposition Methods 0.000 description 2
- 238000007654 immersion Methods 0.000 description 2
- RBTARNINKXHZNM-UHFFFAOYSA-K iron trichloride Chemical compound Cl[Fe](Cl)Cl RBTARNINKXHZNM-UHFFFAOYSA-K 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 239000005011 phenolic resin Substances 0.000 description 2
- 229920001568 phenolic resin Polymers 0.000 description 2
- 238000004080 punching Methods 0.000 description 2
- 230000000717 retained effect Effects 0.000 description 2
- TXUICONDJPYNPY-UHFFFAOYSA-N (1,10,13-trimethyl-3-oxo-4,5,6,7,8,9,11,12,14,15,16,17-dodecahydrocyclopenta[a]phenanthren-17-yl) heptanoate Chemical compound C1CC2CC(=O)C=C(C)C2(C)C2C1C1CCC(OC(=O)CCCCCC)C1(C)CC2 TXUICONDJPYNPY-UHFFFAOYSA-N 0.000 description 1
- 241000282994 Cervidae Species 0.000 description 1
- 239000004593 Epoxy Substances 0.000 description 1
- 241000220010 Rhode Species 0.000 description 1
- 208000036366 Sensation of pressure Diseases 0.000 description 1
- 229910021626 Tin(II) chloride Inorganic materials 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 230000001464 adherent effect Effects 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 210000001691 amnion Anatomy 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000009835 boiling Methods 0.000 description 1
- 230000003197 catalytic effect Effects 0.000 description 1
- 229910001919 chlorite Inorganic materials 0.000 description 1
- 229910052619 chlorite group Inorganic materials 0.000 description 1
- QBWCMBCROVPCKQ-UHFFFAOYSA-N chlorous acid Chemical compound OCl=O QBWCMBCROVPCKQ-UHFFFAOYSA-N 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 239000003999 initiator Substances 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 239000004922 lacquer Substances 0.000 description 1
- LQBJWKCYZGMFEV-UHFFFAOYSA-N lead tin Chemical compound [Sn].[Pb] LQBJWKCYZGMFEV-UHFFFAOYSA-N 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 238000002402 nanowire electron scattering Methods 0.000 description 1
- PIBWKRNGBLPSSY-UHFFFAOYSA-L palladium(II) chloride Chemical compound Cl[Pd]Cl PIBWKRNGBLPSSY-UHFFFAOYSA-L 0.000 description 1
- JRKICGRDRMAZLK-UHFFFAOYSA-L peroxydisulfate Chemical compound [O-]S(=O)(=O)OOS([O-])(=O)=O JRKICGRDRMAZLK-UHFFFAOYSA-L 0.000 description 1
- ISWSIDIOOBJBQZ-UHFFFAOYSA-N phenol group Chemical group C1(=CC=CC=C1)O ISWSIDIOOBJBQZ-UHFFFAOYSA-N 0.000 description 1
- 238000005554 pickling Methods 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 230000007420 reactivation Effects 0.000 description 1
- 239000001119 stannous chloride Substances 0.000 description 1
- 235000011150 stannous chloride Nutrition 0.000 description 1
- 229920001169 thermoplastic Polymers 0.000 description 1
- 239000004416 thermosoftening plastic Substances 0.000 description 1
Images
Classifications
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C18/00—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
- C23C18/16—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by reduction or substitution, e.g. electroless plating
- C23C18/1601—Process or apparatus
- C23C18/1603—Process or apparatus coating on selected surface areas
- C23C18/1605—Process or apparatus coating on selected surface areas by masking
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/108—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by semi-additive methods; masks therefor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/18—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material
- H05K3/181—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material by electroless plating
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/18—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material
- H05K3/181—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material by electroless plating
- H05K3/182—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material by electroless plating characterised by the patterning method
- H05K3/184—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material by electroless plating characterised by the patterning method using masks
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/38—Improvement of the adhesion between the insulating substrate and the metal
- H05K3/381—Improvement of the adhesion between the insulating substrate and the metal by special treatment of the substrate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/07—Treatments involving liquids, e.g. plating, rinsing
- H05K2203/0703—Plating
- H05K2203/0716—Metallic plating catalysts, e.g. for direct electroplating of through holes; Sensitising or activating metallic plating catalysts
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/11—Treatments characterised by their effect, e.g. heating, cooling, roughening
- H05K2203/1105—Heating or thermal processing not related to soldering, firing, curing or laminating, e.g. for shaping the substrate or during finish plating
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/11—Treatments characterised by their effect, e.g. heating, cooling, roughening
- H05K2203/1152—Replicating the surface structure of a sacrificial layer, e.g. for roughening
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/14—Related to the order of processing steps
- H05K2203/1407—Applying catalyst before applying plating resist
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
- H05K3/06—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
- H05K3/061—Etching masks
- H05K3/062—Etching masks consisting of metals or alloys or metallic inorganic compounds
Definitions
- STEP 9 PICKLE IN DILUTE STEP 5 APPLY RESIST, DRY AND BAKE EXPOSE AND DEVELOPE RESIST NEGATIVE IMAGE STEP 6 WITH THIN DEPOSIT OF CONDUCTOR METAL STEPS IO,II,I2, STEP I3 STEP I4 ELECTROLESS PLATE STRIP RESIST DRY A A ADDITIONAL CONDUCTOR OA AND/ OR PROTECTIVE METAL TO DESIRED TOTAL THICKNESS 3 STEPS I,2,3,4, STEP 5 STEP 6 SAME AS IN FIG. I
- ABSTRACT OF THE DISCLOSURE A method is disclosed for forming printed circuit boards using the additive process. Improvement over the prior art is obtained in respect to adhesion of the conductor metal circuit to a thermoset resin substrate.
- a nickel or copper clad thermoset resin substrate is stripped of all metal, activated (catalyzed), a resist pattern applied to obtain the desired circuit and a conductor metal deposited on the circuit area by electroless and/or electrodeposition to a final desired thickness.
- the board is heated or baked.
- Various types of circuit boards resulting from the process are also disclosed.
- This invention relates to a method of making printed circuit boards by the additive process, and more particularly to a method for producing printed circuit boards with superior bonding of the printed metallic circuit to the surface of the non-conductive substrate.
- the invention is directed to a method which is applicable to thermoset resin substrates which are particularly desirable for printed circuit board use.
- thermoset resin substrates which are particularly desirable for printed circuit board use.
- Various intermediate structural arrangements in printed circuit boards are possible using the method of the invention and are described here- Two distinct methods of manufacture of printed circuit boards for use in electronic equipment have, in general, been proposed in the prior art. One is termed the subtractive method and is the one used predominantly at the present time. The other method is called the additive procedure.
- the manufacture of the printed circuit by the subtractive" method starts with a laminate or composite consisting of a sheet of insulating material as a base or substrate, one or both sides being covered with a thin copper foil on the order of 0.001 inch or 0.002 inch thick.
- the foil is secured to the insulating base by means of an appropriate adhesive or by the application of heat and pres sure in forming the laminated structure.
- the substrate or insulating base used to support the conductive circuit is usually made in the form of a fiat sheet of molded epoxyglass or phenolic resin material.
- the art work is prepared which consists of a positive or negative transparency or silk screen bearing the desired circuit image.
- the copper-sheathed plastic substrate is covered with a photosensitive resist, this being generally a liquid polymeric preparation which includes light-sensitive initiators and becomes solvent-resistant after exposure to ultra violet radiation of a particular frequency.
- a latent image of the desired circuit is formed in the photoresist on the surface of the board by exposure through the transparency, and this image is developed in an appropriate solvent which removes the unexposed photoresist material.
- a chemical resist is squeegeed through the screen onto the board to give the desired pattern.
- the resist coating formed on the board is a positive image of the desired circuit so that the copper foil to be retained on the surface of the board is covered with photoresist material.
- the remaining portion of the copper foil, corresponding to the non-circuit areas of the final printed board, is left unprotected and is then etched away in a suitable solution, commonly ferric chloride or an ammoniacal solution of the type described in US. Pat. No. 3,23l,503.
- the resulting circuit board containing the desired circuit configuration is then treated in a suitable solvent to strip the remaining resist coating on the retained copper foil, and is ready for additional plating or solder application, mounting of accessory electronic components, etc.
- the procedure here is well-known in the art and generally involves punching the holes, cleaning the copper-clad faces of the laminate, light etching or pickling and then catalyzing, followed by electroless deposition (or in some cases by direct electrodeposition) of copper over the entire exposed surface, including the non-conductive walls of the through-holes in the plastic substrate as Well of course as the copper-clad faces of the substrate.
- the conductor areas i.e. circuit areas
- a metallic resist e.g. tin-lead
- the organic resist is then stripped by a suitable solvent, leaving the non-circuit areas of copper exposed, and this is then removed by a suitable acid or alkali etchant solution.
- Undercut is the term of art employed to describe the lateral undermining of the conductor area in the resulting circuit configuration formed on the surface of the board.
- this phenomenon of undercutting greatly limits the fineness or narrowness of the conductor areas that can be tolerated; that is, these conductor areas must be overdesigned from a width standpoint to allow for such undercut. This of course impedes attempts toward further miniaturization of the circuit boards.
- the foregoing method has certain advantages, particularly in that it facilitates electrodeposition of the conductor circuit and avoids or reduces the need of further electroless plating operations.
- a difficulty with this method resides in its use of a keying" agent which, although not fully identified in the foregoing article, appears to be a polymeric coating. Careful preparation and application of this coating material is required in order to obtain effective and consistent results.
- adhesives as intermediates for bonding copper or other conductor metals to a plastic substrate, there are always problems in obtaining proper dielectric properties of the adhe sive, accurate and consistent reproducibility of the polymeric bonding material, and avoiding fragility or brittleness of the bond, to name but a few.
- the reference process is better suited to thermo-plastic resin substrates rather than thermosetting substrates, although the latter are much preferred for electronic applications.
- the procedure of this invention involves starting with a metal clad laminate of thermostat resin substrate having a sheath or film of copper or nickel bonded to it by heat and pressure in the manner commonly employed today in preparing blank circuit boards for use in the substractive method.
- the metal sheath or film may be as thin as is practical to apply, and substantially thinner than that normally used in the past for circuit board manufacture, since this cladding will not be used for circuit-forming purposes in accordance with the present invention but will be stripped or etched completely from the board prior to application of any circuit.
- the substrate is catalyzed in known manner in a tin-palladium catalyst solution, and the board is processed in either of two ways to provide an adherent conductor metal circuit on its surface.
- the catalyzed board is electrolessly plated with a thin, initial deposit of conductor metal over its entire surface, followed by application of a circuit pattern of suitable resist to permit subsequent build-up by electrolytic or electroless deposition in the circuit areas of additional conductor metal to final desired thickness.
- the procedure may involve applying and developing a resist circuit pattern immediately following catalyzing, and then plating the circuit areas only with conductive metal by electroless plating technique, or even by direct electrolytic plating in some circumstances as described for example in US. Pat. No. 3,099,608, Radovsky et al.
- the first procedure mentioned provides a means of facilitating electrodeposition in the formation of the conductor circuit pattern, and this is inherently less expensive than electroless deposition procedures.
- using this method requires a final brief etching step to remove the initial thin continuous electroless deposit of conductive metal after the buildup of the circuit has been completed.
- the circuit board is heated or baked at one or more points in its development to promote elfective bonding between the conductor metal and the resin substrate.
- Such heating or baking operation can be carried out at any one or more points, e.g.: following the catalyzing step, after application of the continuous initial thin conductor metal layer; after application of the resist; after development of the resist circuit pattern; or after completion of the circuit board, depending on which procedure is used. While such heating or baking is not required at all of these stages, it is always required at least once following the catalyzing stage and is instrumental in obtaining good adhesion.
- FIGS. 1 through 6 inclusive represent block flow diagrams of the steps involved in several different procedures for preparing circuit boards in accordance with this invention.
- Step 1 a copper-clad board, with through-holes already punched in it if these are to be used in the completed circuit board, is cleaned of any surface grime.
- Molded thermoset resin of glass-epoxy or phenolic base type generally is desired as the substrate for dielectric properties, as well as resistance to structural deformation of warping due to temperature and humidity variations.
- Step 2 the board is dipped in or otherwise contacted with a copper etching solution to completely strip the metal cladding from the surface of the board.
- a copper etching solution Any of the usually employed copper etchant solutions can be employed.
- suitable solutions include ferric chloride, chromic or chromic-sulfuric acid, ammoniacal chlorite or persulfate solutions, and sometimes nitric acid solutions (approximately 50% by volume of commercial nitric acid).
- all stripping solutions are operative in the practice of the present invention so long as they do not cause excessive attack of the non-conductive substrate.
- the board is catalyzed at Step 4 by either the two-step activation procedure using stannous chloride in hydrochloric acid, followed by a dip in palladium chloride in hydrochloric acid, a well-known procedure as described in the previously-mentioned reference article; or the catalyst may be effected by the onestep procedure employing a tin-palladium hydrosol such as that disclosed in US. Pat. No. 3,532,518.
- the board is thhen plated at Step 5 in an electroless metal plating bath of copper or nickel.
- electroless copper or nickel baths Any of the commercially available electroless copper or nickel baths is suitable. Typical compositions of such baths are shown in US. Pats. Nos. 2,874,072; 3,075,855 and 3,095,309 for copper; and 2,532,283; 2,990,296 and 3,062,666 for nickel.
- the metal deposit here desired is only a very thin but continuous layer of the order of to 30 millionths of an inch over the entire surface of the board as well as the wall surfaces of any through-holes that may be present. Its purpose is merely to provide an initial conductive surface which will interconnect all of the circuit areas to be printed on the board in order to facilitate electrodeposition of such circuit areas in subsequent steps.
- the board is advanced at Step 6 to a station where a resist coating is applied to the surface or surfaces on which the conductive circuits are to be formed.
- a resist coating is applied to the surface or surfaces on which the conductive circuits are to be formed.
- the operator is afforded a choice of several methods in the selection and application of the resist coating, all of which are known and conventional in the art.
- the circuit design may be outlined by a chemical resist applied by squeegeeing it through an appropriate silk screen designed to produce coverage of the non-circuit areas of the board while leaving the circuit areas themselves free of resist material.
- a positive or negative photoresist composition is applied to the entire surface of the board and this is exposed to a light source through a suitable film of the desired circuit configuration, and the photoresist material is then developed by an appropriate solvent to strip away the exposed or unexposed photoresist material on the board, depending on the system used.
- the board is then dried at Step 7 to cause the resist coating to firmly adhere to the surface. While heating may be necessary for setting the resist composition so that it will withstand the subsequent operations performed on the board, it also may serve as the baking operation referred to hereinabove as being an integral part of this invention. In this event, it is preferred to heat the board to a temperature of approximately 220 F. for a period of about 30 minutes.
- the board is now ready at Step 8 for plating of the exposed circuit areas to build up a desired thickness of conductor metal in those areas.
- Step 8 By providing the initial continuous thin metal deposit, conventional electrodeposition of additional conductor metal or metals on the circuit areas is greatly facilitated since a single connection at any point on the conductive surface of the board will effect electrodeposition of metal at all exposed circuit areas when the board is made the cathode in a conventional electrolytic plating bath.
- Copper or nickel can be conveniently used as the conductor metal, and the plating operation is continued to build up a sufiiciently thick deposit of such metal to meet the requirements of the electronic circuit in which the board is used.
- copper or nickel may both serve adequately there is some indication at present that electroless nickel performs better in many instances.
- Subsequent plating of the circuit areas in Step 9 with a protective metal such as gold, silver, or with solder as a resist or to facilitate subsequent attachment of accessory electronic components to the board can also be effected by electrochemical deposition from suitable metal plating solutions.
- the board is then subjected at Step 10 to a stripping solution to remove the chemical or photochemical resist from the non-circuit areas. This leaves the surface of the board still covered with the thin initial conductor metal deposit over the entire surface.
- This coating is then removed at Step 11 by immersing the board in a suitable etchant, such as dilute nitric acid, to strip the noncircuit areas of any conductive metal.
- a suitable etchant such as dilute nitric acid
- the finished board is then rinsed, dried and baked at Step 12. If the procedure followed has not incorporated baking the board at approximately 220 F. for 30 minutes at one of the earlier steps, this can take place at this point in the process.
- EXAMPLE II A modified procedure is shown in the flow diagram of FIG. 2.
- the initial metal-clad board is stripped of its initial metal foil, rinsed and soaked in a mild alkaline bath and catalyzed for electroless metal deposition, all as in the first four steps of Example I.
- the board is then coated at Step 5 with a photoresist and the desired circuit configuration is exposed through a positive transparency and the photoresist composition developed to provide negative image of the desired printed circuit, as before.
- the board is dried, baked at Step 6 and preferably is subjected to a dilute sulfuric acid solution at Step 7 to reactivate the exposed catalyzed resin surface in the circuit area.
- Electroless nickel or copper at Step 8 is then deposited in the exposed circuit areas to the total desired thickness, and the board again dried and baked at Step 9.
- An immersion coating of tin or solder alloy is applied at Step 10 to the exposed conductor or circuit area, and the photoresist is stripped from the non-circuit area using an appropriate solvent for the particular resist material employed. This provides a finished board unless it is desired to further plate contact finger areas commonly incorporated in a typical circuit board with a precious metal such as gold or silver to improve the contact surface.
- the photoresist is stripped at Step 11 and the tin resist is then stripped at Step 12 from the contact finger areas and the board subjected to further electroless plating at Step 13 in a gold or silver electroless plating bath.
- Intervening reactivation steps may be necessary here if the underlying conductor metal previously deposited is not sufficiently catalytic to the precious metal electroless baths to effect autodeposition. Again the board is dried and baked at Step 14, and if it has not previously been submitted to an elevated baking operation of the type described above, this step may be included at this point.
- EXAMPLE III The procedure illustrated in FIG. 3 is essentially similar to that shown in FIG. 2, but in this instance the resist coating at Step 5 is baked before exposure and development.
- the resist coating at Step 5 is baked before exposure and development.
- Step 6 After development of the resist (Step 6) only a very thin to 30 millionths of an inch) deposit of conductor metal is deposited initially from an electroless plating bath of the metal (Step 7), and the board is then dried and baked at approximately 220 F. for 30 minutes (Step 8).
- the board is pickled in dilute 10% sulfuric acid solution (Step 9) to reactivate the initial conductor metal deposit for subsequent electroless plating of copper, nickel and gold in that order (Step 10, 11, 12), followed by stripping of the resist composition (Step 13) and further drying and baking of the finished board.
- EXAMPLE IV An all-nickel conductor circuit is produced in this example, as diagrammatically shown in FIG. 4. The same general sequence of steps is otherwise employed.
- EXAMPLE V Another example of an all-nickel printed circuit is illustrated by the sequence of steps shown in FIG. 5. The procedure is otherwise essentially the same as that of Example I.
- EXAMPLE VI This illustrates a sequence employing only electroless metal deposition technique in building up the desired circult. and a different type of resist.
- Method of preparing a printed circuit board which comprises first providing a laminated composite comprising a sheet of polymerized thermoset epoxy or phenolic resin as a non-conductive substrate and a conductive sheet metal foil bonded to a surface thereof, chemically stripping all of the metal foil from said composite in an etchant solution capable of dissolving the metal of the composite to re-expose the substrate surface, catalyzing the re-exposed substrate surface and then electrolessly plating at least all of those portions of said surface which are to define circuicsupporting areas of the Completed circuit board with a conductor metal, and heating the plated substrate at least once subsequent to the catalyzing step to raise the temperature of the plate substrate above ambient but substantially below that at which charring of the resin substrate occurs.
- metal foil of the starting composite is a member selected from the group consisting of copper and nickel.
- the method of claim 4, which comprises, in the sequence of steps immediately following catalyzation, electrolessly plating an initial thin deposit of a metal selected from the group consisting of copper and nickel to a thickness of about 10 to 30 millionths of an inch over the whole surface, applying a masking resist pattern in the configuration of the desired circuit, drying and baking the substrate, electroplating said substrate with additional conductor metal to build up a desired total thickness in the area of said desired circuit configuration, plating a metallic resist to the exposed conductor metal from a solution of the metal resist, stripping the masking resist from the noncircuit portion of the surface, etching away all of the exposed initial electroless deposit, stripping the metallic resist from selected portions of the conductor circuit, plating a protective metal. of the class consisting of gold, silver and nickel on said selected portions of the conductor circuit, and baking the completed circuit board.
- the method of claim 1 which comprises, in the sequence of steps immediately following catalyzation, applying a masking resist pattern in the configuration 0f the desired circuit to be printed on said board, drying and baking the board, reactivating the exposed circuit area by contacting it with dilute acid solution, electrolessly plating said exposed circuit area with at least one conductive metal to a desired thickness, drying and baking the circuit board, stripping the masking resist from the noncircuit area of the surface, and baking the completed circuit board.
- catalyzation of the substrate surface is effected by one-step procedure employing an acid tin-palladium hydrosol resulting from reduction of an aqueous hydrochloric acid solution of a palladium salt by a stannous salt and in which an excess of stannous ions is present.
- catalyzation of the substrate surface is effected by the one-step procedure employing an acid tin-palladium hydrosol resulting from reduction of an aqueous hydrochloric acid solution of a palladium salt by a stannous salt and in which an excess of stannous ions is present.
- catalyzation of the substrate surface is effected by the one-step procedure employing an acid tin-palladium hydrosol resulting from reduction of an aqueous hydrochloric acid solution of a palladium salt by a stannous salt and in which an excess of stannous ions is present.
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Materials Engineering (AREA)
- Mechanical Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Manufacturing Of Printed Wiring (AREA)
Abstract
A METHOD IS DISCLOSED FOR FORMING PRINTED CIRCUIT BOARDS USING THE ADDITIVE PROCESS. IMPROVEMENT OVER THE PRIOR ART IS OBTAINED IN RESPECT TO ADHESION OF THE CONDUCTOR METAL CIRCUIT TO A THERMOSET RESIN SUBSTRATE. IN THE PROCESS, A NICKEL OR COPPER CLAD THERMOSET RESIN SUBSTRATE IS STRIPPED OF ALL METAL, ACTIVATED (CATALYZED), A RESIST PATTERN APPLIED TO OBTAIN THE DESIRED CIRCUIT AND CONDUCTOR METAL DEPOSITED ON THE CIRCUIT AREA BY ELECTROLESS AND/OR ELECTRODEPOSITION TO A FINAL DESIRED THICKNESS. AT ONE OR MORE POINTS IN THE PROCESS THE BOARD IS HEATED OR BAKED. VARIOUS TYPES OF CIRCUIT BOARDS RESULTING FROM THE PROCESS ARE ALSO DISCLOSED.
Description
June 11, 1974 H. L. RHODENIZER ET AL METHOD OF MAKING ADDITIVE PRINTED CIRCUIT BOARDS AND PRODUCT THEREOF Original Filed May 9, 1969 STEP 1 Cu-CLAD BLANK CIRCUIT BOARD (WITH THROUGH HOLES PUNCHED IF THESE ARE TO BE PRESENT) APPLY RESIST TO PLATED BOARD TO PROVIDE NEGATIVE STEP 2 STRIPALL Cu FROM SUBSTRATE IN ETCHANT BATH STEP 5 5 Sheets-Sheet 1.
STEP l3 ELECTROLESS PLATE PROTECTIVE METAL ON CONTACT FINGERS INVENTORS HAROLD Lv RHODENIZER ATTORNEYS ACID SOLUTION June I], 1974 H. L. RHODENIZER ET AL METHOD OF MAKING ADDITIVE PRINTED CIRCUIT BOARDS AND PRODUCT THEREOF Original Filed May 9, 1969 5 Sheets-Sheet J STEPS I,2,3,4
SAME AS IN FIG.I
EXCEPT THAT START- T DRY AND BAKE AS RESIST NEGATIVE EXPOSE AND DEVELOPE ING LAMINATE BOARD REQulRED IMAGE OF DESIRED IS Ni-CLAD PRINTED CIRCUIT STEP 9 STEP 8 STEP 7 ELECTROLESS PLATE STRIP RESIST DRY. DEPOSIT ELECTRO' PROTECTIVE METAL LESS NI To TOTAL STEP IO DRY AND BAKE BOARD FIG. 4
CONDUCTOR THICK- NESS DESIRED INVENTORS HAROLD L RHODENIZER JOHN J. GRUNWALD WILLIAM R INNES ATTORNEYS June 11, 1974 H. I RHODE'NIZER ETAL Re. 28,042
Original Filed May 9, 1969 METHOD OF MAKING ADDITIVE PRINTED CIRCUIT BOARDS AND PRODUCT THEREOF 5 Sheets-Sheet 4.
PLATE PROTECTIVE METAL ELECTROLYTICALLY PLATE NICKEL TO DESIRED CONDUCTOR STEPS I,2,3,4,5 STEP 6 STEP 7 SAME AS IN FIG. I DRY AND BAKE APPLY L|GHT SE F BOARD RESIST, DRY, EXPOSE TO CIRCUIT IMAGE STEP IO STEP 9 STEP 8 ELECTROLESS OR ELECTROLESS 0R DEVELOP RESIST ELECTROLYTICALLY AND WASH OFF UNEXPOSED PORT- IONS TO PROVIDE THICKNESS NEGATIVE IMAGE 0F CIRCUIT STEP II STEP I2 STEP l3 sTRIP REsIsT STRIP INITIAL DRY AND BAKE ELECTROLESS NICKEL BOARD FROM NON-CIRCUIT AREAS INVENTORS HAROLD L. RHODENI ZER JOHN J. GRUNWALD WILLIAM R INNES ATTOR N E YS June 11, 1974 H. L. RHODENIZER ET AL amnion OF MAKING ADDITIVE PRINTED cmcun' BOARDS AND PRODUCT THEREOF Original Filed May 9, 1969 STEPS l,2,3,4 SAME AS IN FIG. I
DRY AND BAKE INVENTORS HAROLD L, RHODENIZER JOHN J. GRUNWALD WILLIAM P INNES BY Mm ATTORNEYS United States Patent Office Reissued June 11, 1974 28,042 METHOD OF MAKING ADDITIVE PRINTED CIRCUIT BOARDS AND PRODUCT THEREOF Harold L. Rhodenizer, Bethlehem, John J. Grlmwald, New Haven, and William P. Innes, Cheshire, Conn., assignors to MacDermid Incorporated, Waterbury, Conn.
Original No. 3,666,549, dated May 30, 1972, Ser. No. 823,354, May 9, 1969. Application for reissue June 19, 1972, Ser. No. 263,780
Int. Cl. C23c 3/02 US. Cl. 117-212 9 Claims Matter enclosed in heavy brackets [II appears in the original patent but forms no part of this reissue specification; matter printed in italics indicates the aditions made by reissue.
ABSTRACT OF THE DISCLOSURE A method is disclosed for forming printed circuit boards using the additive process. Improvement over the prior art is obtained in respect to adhesion of the conductor metal circuit to a thermoset resin substrate. In the process, a nickel or copper clad thermoset resin substrate is stripped of all metal, activated (catalyzed), a resist pattern applied to obtain the desired circuit and a conductor metal deposited on the circuit area by electroless and/or electrodeposition to a final desired thickness. At one or more points in the process the board is heated or baked. Various types of circuit boards resulting from the process are also disclosed.
This invention relates to a method of making printed circuit boards by the additive process, and more particularly to a method for producing printed circuit boards with superior bonding of the printed metallic circuit to the surface of the non-conductive substrate. The invention is directed to a method which is applicable to thermoset resin substrates which are particularly desirable for printed circuit board use. Various intermediate structural arrangements in printed circuit boards are possible using the method of the invention and are described here- Two distinct methods of manufacture of printed circuit boards for use in electronic equipment have, in general, been proposed in the prior art. One is termed the subtractive method and is the one used predominantly at the present time. The other method is called the additive procedure.
The manufacture of the printed circuit by the subtractive" method starts with a laminate or composite consisting of a sheet of insulating material as a base or substrate, one or both sides being covered with a thin copper foil on the order of 0.001 inch or 0.002 inch thick. The foil is secured to the insulating base by means of an appropriate adhesive or by the application of heat and pres sure in forming the laminated structure. The substrate or insulating base used to support the conductive circuit is usually made in the form of a fiat sheet of molded epoxyglass or phenolic resin material.
After the configuration of the desired electric circuit to be printed on the board has been designed, the art work is prepared which consists of a positive or negative transparency or silk screen bearing the desired circuit image. In the photographic reproduction method, the copper-sheathed plastic substrate is covered with a photosensitive resist, this being generally a liquid polymeric preparation which includes light-sensitive initiators and becomes solvent-resistant after exposure to ultra violet radiation of a particular frequency. A latent image of the desired circuit is formed in the photoresist on the surface of the board by exposure through the transparency, and this image is developed in an appropriate solvent which removes the unexposed photoresist material. Using the silk screen, a chemical resist is squeegeed through the screen onto the board to give the desired pattern. In this subtractive method, therefore, the resist coating formed on the board is a positive image of the desired circuit so that the copper foil to be retained on the surface of the board is covered with photoresist material. The remaining portion of the copper foil, corresponding to the non-circuit areas of the final printed board, is left unprotected and is then etched away in a suitable solution, commonly ferric chloride or an ammoniacal solution of the type described in US. Pat. No. 3,23l,503. The resulting circuit board containing the desired circuit configuration is then treated in a suitable solvent to strip the remaining resist coating on the retained copper foil, and is ready for additional plating or solder application, mounting of accessory electronic components, etc.
In a modification of this procedure, where a circuit board is provided with copper laminates on both sides and it is desired to form conductor circuits on these opposite faces with electrical interconnection between certain areas on the opposite faces, through-holes are drilled or punched through the boards as required, and the walls of these holes are plated with a metal to electrically interconnect the oposed surface conductor areas. Therefore before the copper clad boards can be put through the substractive" method of forming the desired printed circuits on their opposite faces, they must be subjected to a series of operations designed to plate a thin deposit of copper, nickel, etc., on the walls of the through-holes to join the surface conductor areas. The procedure here is well-known in the art and generally involves punching the holes, cleaning the copper-clad faces of the laminate, light etching or pickling and then catalyzing, followed by electroless deposition (or in some cases by direct electrodeposition) of copper over the entire exposed surface, including the non-conductive walls of the through-holes in the plastic substrate as Well of course as the copper-clad faces of the substrate. After applying a circuit pattern of organic or polymeric masking resist, the conductor areas (i.e. circuit areas) are electrolytically plated with conductor metal to desired thickness and then covered with a metallic resist (e.g. tin-lead). The organic resist is then stripped by a suitable solvent, leaving the non-circuit areas of copper exposed, and this is then removed by a suitable acid or alkali etchant solution.
A major drawback of the foregoing substractive" method arises from the occurrence during etching away of the non-circuit areas of the phenomenon known as undercut in the metal remaining on the board. Undercut is the term of art employed to describe the lateral undermining of the conductor area in the resulting circuit configuration formed on the surface of the board. In fact, this phenomenon of undercutting greatly limits the fineness or narrowness of the conductor areas that can be tolerated; that is, these conductor areas must be overdesigned from a width standpoint to allow for such undercut. This of course impedes attempts toward further miniaturization of the circuit boards. Also, Where the nature of the circuit requires the use of the heavier or thicker copper foil on the surface of the plastic substrate, a longer residence time of the board in the etching solution must be maintained, during which there is an inherent tendency for the resist material itself to be undermined and partially removed in some areas of the board, thereby causing rejects.
Thus the problem in following the so-called "subtractive" method of producing printed circuit boards is one of greatly limiting the design, insofar as space requirements are concerned, of the desired printed circuits.
An. alternative to the subtractive" process discussed above has been proposed heretofore, and is known as the "additive metho of manufacturing such boards. This procedure starts 'with a non-conductive board, free of any copper foil laminate, to which a masking resist circuit pattern is applied and by plating conductor metal only on the desired areas of the board. The procedure obviously presents a number of advantages over the substractive method and many attempts have been made to produce suitable additive circuit boards. To date, however, these attempts have not proved too satisfactory in commercial production. The major obstacle to a successful additive" printed circuit board is the difliculty of obtaining adequate adhesion between the chemically deposited copper or other conductive metal and the dielectric substrate. One of the more recent procedures that has been developed is described in Transactions of the Institute of Metal Finishing, 1968, vol. 46 pages 194-l97. The procedure there described involves the successive steps of treating the surface of the bare substrate board with a keying agent, punching the board to provide the necessary throughholes, plating a very thin initial deposit of nickel over the entire surface using an electroless nickel bath, then applying and developing a resist to form a negative image of the desired circuit pattern, followed by additional metal plating by conventional electrodeposition techniques to build up the conductor portions of the circuit to the desired thickness. After this the resist is stripped and the printed circuit board is etched to completely strip away the initial, thin, electroless metal deposit from the noncircuit areas, leaving only the heavier plate, i.e. the circuit areas, on the board. The board is then treated in the usual way to provide a protective film of precious metal or lacquer on the printed conductor circuit, or alternatively to cover this with a solder coating to facilitate connection of the usual accessory electronic components incorporated into the finished circuit board.
The foregoing method has certain advantages, particularly in that it facilitates electrodeposition of the conductor circuit and avoids or reduces the need of further electroless plating operations. However, a difficulty with this method resides in its use of a keying" agent which, although not fully identified in the foregoing article, appears to be a polymeric coating. Careful preparation and application of this coating material is required in order to obtain effective and consistent results. Furthermore, as in most cases where attempts have been made to use adhesives as intermediates for bonding copper or other conductor metals to a plastic substrate, there are always problems in obtaining proper dielectric properties of the adhe sive, accurate and consistent reproducibility of the polymeric bonding material, and avoiding fragility or brittleness of the bond, to name but a few. It appears also that the reference process is better suited to thermo-plastic resin substrates rather than thermosetting substrates, although the latter are much preferred for electronic applications.
It is the primary contribution of this invention, accordingly to provide a method that obviates the use of polymeric adhesive coatings and yet produces satisfactory adhesion of the copper or other conductive metal to the dielectric substrate, more particularly to thermosetting resin substrates.
In brief, the procedure of this invention involves starting with a metal clad laminate of thermostat resin substrate having a sheath or film of copper or nickel bonded to it by heat and pressure in the manner commonly employed today in preparing blank circuit boards for use in the substractive method. In this case however, the metal sheath or film may be as thin as is practical to apply, and substantially thinner than that normally used in the past for circuit board manufacture, since this cladding will not be used for circuit-forming purposes in accordance with the present invention but will be stripped or etched completely from the board prior to application of any circuit. Following the stripping of the initial metal foil, the substrate is catalyzed in known manner in a tin-palladium catalyst solution, and the board is processed in either of two ways to provide an adherent conductor metal circuit on its surface. Under one procedure, the catalyzed board is electrolessly plated with a thin, initial deposit of conductor metal over its entire surface, followed by application of a circuit pattern of suitable resist to permit subsequent build-up by electrolytic or electroless deposition in the circuit areas of additional conductor metal to final desired thickness. Alternatively, the procedure may involve applying and developing a resist circuit pattern immediately following catalyzing, and then plating the circuit areas only with conductive metal by electroless plating technique, or even by direct electrolytic plating in some circumstances as described for example in US. Pat. No. 3,099,608, Radovsky et al.
Both procedures just described are satisfactory, each having some inherent advantages that may make it preferable to some operators over the other in a particular application. For example, the first procedure mentioned provides a means of facilitating electrodeposition in the formation of the conductor circuit pattern, and this is inherently less expensive than electroless deposition procedures. However, using this method requires a final brief etching step to remove the initial thin continuous electroless deposit of conductive metal after the buildup of the circuit has been completed.
Whichever of the two procedures here described is employed, it is an important aspect of this invention that the circuit board is heated or baked at one or more points in its development to promote elfective bonding between the conductor metal and the resin substrate. Such heating or baking operation can be carried out at any one or more points, e.g.: following the catalyzing step, after application of the continuous initial thin conductor metal layer; after application of the resist; after development of the resist circuit pattern; or after completion of the circuit board, depending on which procedure is used. While such heating or baking is not required at all of these stages, it is always required at least once following the catalyzing stage and is instrumental in obtaining good adhesion.
While the mechanisms of better adhesion through starting with a metal clad laminate and then chemically stripping all the metal away before electroless deposition of the conductor metal circuit is begun is not yet well understood, it appears that some reaction involving or caused by an oxide film on the initial metal foil at the metal plastic interface, and subsequent stripping of the foil chemically, is the reason for greatly improved adhesion between the substrate and the conductive metal layer, providing peel strengths of at least 5 and as high as 25 pounds per inch. The heating or baking step mentioned above is, moreover, essential to the improved result.
FIGS. 1 through 6 inclusive represent block flow diagrams of the steps involved in several different procedures for preparing circuit boards in accordance with this invention.
Discussion of some of the procedures that can be followed will be helpful to a further understanding of the invention.
EXAMPLE I With reference to FIG. 1 of the accompanying drawings, the various major steps in the preparation of a completed printed circuit board are given in flow diagram form. It will of course be understood that conventional intermediate treatment steps, such as water rinsing where required, have been omitted from this How diagram but their use as needed will be obvious to those experienced in this art.
Starting with Step 1, a copper-clad board, with through-holes already punched in it if these are to be used in the completed circuit board, is cleaned of any surface grime. Molded thermoset resin of glass-epoxy or phenolic base type generally is desired as the substrate for dielectric properties, as well as resistance to structural deformation of warping due to temperature and humidity variations.
In Step 2, the board is dipped in or otherwise contacted with a copper etching solution to completely strip the metal cladding from the surface of the board. Any of the usually employed copper etchant solutions can be employed. Typically suitable solutions include ferric chloride, chromic or chromic-sulfuric acid, ammoniacal chlorite or persulfate solutions, and sometimes nitric acid solutions (approximately 50% by volume of commercial nitric acid). In general, all stripping solutions are operative in the practice of the present invention so long as they do not cause excessive attack of the non-conductive substrate.
After a suitable water rinse and submersion at Step 3 in a mild alkaline bath, the board is catalyzed at Step 4 by either the two-step activation procedure using stannous chloride in hydrochloric acid, followed by a dip in palladium chloride in hydrochloric acid, a well-known procedure as described in the previously-mentioned reference article; or the catalyst may be effected by the onestep procedure employing a tin-palladium hydrosol such as that disclosed in US. Pat. No. 3,532,518.
Usually also it is desirable to subject the catalyzed board to an accelerating solution, for example a dilute solution of suitable acid or alkali.
After rinsing, the board is thhen plated at Step 5 in an electroless metal plating bath of copper or nickel. Any of the commercially available electroless copper or nickel baths is suitable. Typical compositions of such baths are shown in US. Pats. Nos. 2,874,072; 3,075,855 and 3,095,309 for copper; and 2,532,283; 2,990,296 and 3,062,666 for nickel. The metal deposit here desired is only a very thin but continuous layer of the order of to 30 millionths of an inch over the entire surface of the board as well as the wall surfaces of any through-holes that may be present. Its purpose is merely to provide an initial conductive surface which will interconnect all of the circuit areas to be printed on the board in order to facilitate electrodeposition of such circuit areas in subsequent steps.
Again after adequate rinsing, the board is advanced at Step 6 to a station where a resist coating is applied to the surface or surfaces on which the conductive circuits are to be formed. Here again the operator is afforded a choice of several methods in the selection and application of the resist coating, all of which are known and conventional in the art. Under one method the circuit design may be outlined by a chemical resist applied by squeegeeing it through an appropriate silk screen designed to produce coverage of the non-circuit areas of the board while leaving the circuit areas themselves free of resist material. Under the alternate resist application procedure, a positive or negative photoresist composition is applied to the entire surface of the board and this is exposed to a light source through a suitable film of the desired circuit configuration, and the photoresist material is then developed by an appropriate solvent to strip away the exposed or unexposed photoresist material on the board, depending on the system used. In either case the board is then dried at Step 7 to cause the resist coating to firmly adhere to the surface. While heating may be necessary for setting the resist composition so that it will withstand the subsequent operations performed on the board, it also may serve as the baking operation referred to hereinabove as being an integral part of this invention. In this event, it is preferred to heat the board to a temperature of approximately 220 F. for a period of about 30 minutes. Considerable latitude in the temperature and time is possible, and in general lower temperatures will require longer times and vice versa. Practical operating conditions dictate the use on baking temperatures substantially above ambient, and preferable at or above the boiling point of water if atmospheric pressure is maintained. Obviously the temperature employed cannot be so high as to cause charring of the resin substrate.
In this Example I, the board is now ready at Step 8 for plating of the exposed circuit areas to build up a desired thickness of conductor metal in those areas. By providing the initial continuous thin metal deposit, conventional electrodeposition of additional conductor metal or metals on the circuit areas is greatly facilitated since a single connection at any point on the conductive surface of the board will effect electrodeposition of metal at all exposed circuit areas when the board is made the cathode in a conventional electrolytic plating bath. Copper or nickel can be conveniently used as the conductor metal, and the plating operation is continued to build up a sufiiciently thick deposit of such metal to meet the requirements of the electronic circuit in which the board is used. Although as indicated copper or nickel may both serve adequately there is some indication at present that electroless nickel performs better in many instances.
Subsequent plating of the circuit areas in Step 9 with a protective metal such as gold, silver, or with solder as a resist or to facilitate subsequent attachment of accessory electronic components to the board, can also be effected by electrochemical deposition from suitable metal plating solutions. After the conductor circuit has been completely built up, the board is then subjected at Step 10 to a stripping solution to remove the chemical or photochemical resist from the non-circuit areas. This leaves the surface of the board still covered with the thin initial conductor metal deposit over the entire surface. This coating is then removed at Step 11 by immersing the board in a suitable etchant, such as dilute nitric acid, to strip the noncircuit areas of any conductive metal. The protective metal coating previously applied to the circuit areas prevents or impedes any substantial attack of the etchant on those areas during this step. It is important therefore that an etchant be selected which does not appreciably attack this protective metal coating.
The finished board is then rinsed, dried and baked at Step 12. If the procedure followed has not incorporated baking the board at approximately 220 F. for 30 minutes at one of the earlier steps, this can take place at this point in the process.
EXAMPLE II A modified procedure is shown in the flow diagram of FIG. 2. Here again the initial metal-clad board is stripped of its initial metal foil, rinsed and soaked in a mild alkaline bath and catalyzed for electroless metal deposition, all as in the first four steps of Example I. In this Example II, the board is then coated at Step 5 with a photoresist and the desired circuit configuration is exposed through a positive transparency and the photoresist composition developed to provide negative image of the desired printed circuit, as before. The board is dried, baked at Step 6 and preferably is subjected to a dilute sulfuric acid solution at Step 7 to reactivate the exposed catalyzed resin surface in the circuit area. Electroless nickel or copper at Step 8 is then deposited in the exposed circuit areas to the total desired thickness, and the board again dried and baked at Step 9. An immersion coating of tin or solder alloy is applied at Step 10 to the exposed conductor or circuit area, and the photoresist is stripped from the non-circuit area using an appropriate solvent for the particular resist material employed. This provides a finished board unless it is desired to further plate contact finger areas commonly incorporated in a typical circuit board with a precious metal such as gold or silver to improve the contact surface. In this event, the photoresist is stripped at Step 11 and the tin resist is then stripped at Step 12 from the contact finger areas and the board subjected to further electroless plating at Step 13 in a gold or silver electroless plating bath. Intervening reactivation steps may be necessary here if the underlying conductor metal previously deposited is not sufficiently catalytic to the precious metal electroless baths to effect autodeposition. Again the board is dried and baked at Step 14, and if it has not previously been submitted to an elevated baking operation of the type described above, this step may be included at this point.
EXAMPLE III The procedure illustrated in FIG. 3 is essentially similar to that shown in FIG. 2, but in this instance the resist coating at Step 5 is baked before exposure and development. After development of the resist (Step 6) only a very thin to 30 millionths of an inch) deposit of conductor metal is deposited initially from an electroless plating bath of the metal (Step 7), and the board is then dried and baked at approximately 220 F. for 30 minutes (Step 8). The board is pickled in dilute 10% sulfuric acid solution (Step 9) to reactivate the initial conductor metal deposit for subsequent electroless plating of copper, nickel and gold in that order ( Step 10, 11, 12), followed by stripping of the resist composition (Step 13) and further drying and baking of the finished board.
EXAMPLE IV An all-nickel conductor circuit is produced in this example, as diagrammatically shown in FIG. 4. The same general sequence of steps is otherwise employed.
EXAMPLE V Another example of an all-nickel printed circuit is illustrated by the sequence of steps shown in FIG. 5. The procedure is otherwise essentially the same as that of Example I.
EXAMPLE VI This illustrates a sequence employing only electroless metal deposition technique in building up the desired circult. and a different type of resist.
What is claimed is:
1. [The method] Method of preparing a printed circuit board which comprises first providing a laminated composite comprising a sheet of polymerized thermoset epoxy or phenolic resin as a non-conductive substrate and a conductive sheet metal foil bonded to a surface thereof, chemically stripping all of the metal foil from said composite in an etchant solution capable of dissolving the metal of the composite to re-expose the substrate surface, catalyzing the re-exposed substrate surface and then electrolessly plating at least all of those portions of said surface which are to define circuicsupporting areas of the Completed circuit board with a conductor metal, and heating the plated substrate at least once subsequent to the catalyzing step to raise the temperature of the plate substrate above ambient but substantially below that at which charring of the resin substrate occurs.
2. The method of claim 1, wherein the board is heated to approximately 220 F. for 30 minutes.
3. The method of claim 2, wherein the board is heated after both the catalyzing and plating steps.
4. The method of claim I, wherein the metal foil of the starting composite is a member selected from the group consisting of copper and nickel.
5. The method of claim 4, which comprises, in the sequence of steps immediately following catalyzation, electrolessly plating an initial thin deposit of a metal selected from the group consisting of copper and nickel to a thickness of about 10 to 30 millionths of an inch over the whole surface, applying a masking resist pattern in the configuration of the desired circuit, drying and baking the substrate, electroplating said substrate with additional conductor metal to build up a desired total thickness in the area of said desired circuit configuration, plating a metallic resist to the exposed conductor metal from a solution of the metal resist, stripping the masking resist from the noncircuit portion of the surface, etching away all of the exposed initial electroless deposit, stripping the metallic resist from selected portions of the conductor circuit, plating a protective metal. of the class consisting of gold, silver and nickel on said selected portions of the conductor circuit, and baking the completed circuit board.
6. The method of claim 1, which comprises, in the sequence of steps immediately following catalyzation, applying a masking resist pattern in the configuration 0f the desired circuit to be printed on said board, drying and baking the board, reactivating the exposed circuit area by contacting it with dilute acid solution, electrolessly plating said exposed circuit area with at least one conductive metal to a desired thickness, drying and baking the circuit board, stripping the masking resist from the noncircuit area of the surface, and baking the completed circuit board.
7. The method of claim 1, wherein catalyzation of the substrate surface is effected by one-step procedure employing an acid tin-palladium hydrosol resulting from reduction of an aqueous hydrochloric acid solution of a palladium salt by a stannous salt and in which an excess of stannous ions is present.
8. The method of claim 5, wherein catalyzation of the substrate surface is effected by the one-step procedure employing an acid tin-palladium hydrosol resulting from reduction of an aqueous hydrochloric acid solution of a palladium salt by a stannous salt and in which an excess of stannous ions is present.
9. The method of claim 6, wherein catalyzation of the substrate surface is effected by the one-step procedure employing an acid tin-palladium hydrosol resulting from reduction of an aqueous hydrochloric acid solution of a palladium salt by a stannous salt and in which an excess of stannous ions is present.
References Cited The following references, cited by the Examiner, are of record in the patented file of this patent or the original patent.
UNITED STATES PATENTS 2,849,298 2/1958 Werberig 156-17 X 2,934,479 4/1960 Deer 96-96 UX 3,006,819 10/1961 Wilson et al. 112-212 X 3,011,920 12/1961 Shipley 106-1 3,212,918 10/1965 Tsu et a1. 117-47 X 3,245,826 4/1966 Luce ct al. 117-47 3,293,109 12/1966 Luce et al 117-212 X 3,481,777 12/1969 Spannlake 117-212 3,522,085 7/1970 Watanuke 117-212 3,240,602 3/1966 Johnson 96-362 3,192,136 6/1965 Reid 96-362 RALPH S. KENDALL, Primary Examiner US. Cl. X.R.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US82335469A | 1969-05-09 | 1969-05-09 | |
US26378072A | 1972-06-19 | 1972-06-19 |
Publications (1)
Publication Number | Publication Date |
---|---|
USRE28042E true USRE28042E (en) | 1974-06-11 |
Family
ID=26950042
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US28042D Expired USRE28042E (en) | 1969-05-09 | 1972-06-19 | Method of making additive printed circuit boards and product thereof |
Country Status (1)
Country | Link |
---|---|
US (1) | USRE28042E (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0027603A1 (en) * | 1979-10-22 | 1981-04-29 | Shipley Company Inc. | Process for applying a photoresist, and photoresist solution |
US4299863A (en) | 1977-07-12 | 1981-11-10 | Nippon Denki Kagaku Co., Inc. | Pretreatment of an epoxy resin substrate for electroless copper plating |
EP0053279A1 (en) * | 1980-12-01 | 1982-06-09 | International Business Machines Corporation | Method of preparing a printed circuit |
EP0137923A1 (en) * | 1983-09-07 | 1985-04-24 | Sierracin Corporation | Electroconductive film system for aircraft windows |
WO1990004806A1 (en) * | 1988-10-19 | 1990-05-03 | Jonand, Inc. | Liquid crystal display module |
EP0467199A2 (en) * | 1990-07-19 | 1992-01-22 | LeaRonal, Inc. | Preparation of printed circuit boards by metallization |
US5579035A (en) * | 1991-07-05 | 1996-11-26 | Technomarket, L.P. | Liquid crystal display module |
US6265075B1 (en) | 1999-07-20 | 2001-07-24 | International Business Machines Corporation | Circuitized semiconductor structure and method for producing such |
-
1972
- 1972-06-19 US US28042D patent/USRE28042E/en not_active Expired
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4299863A (en) | 1977-07-12 | 1981-11-10 | Nippon Denki Kagaku Co., Inc. | Pretreatment of an epoxy resin substrate for electroless copper plating |
EP0027603A1 (en) * | 1979-10-22 | 1981-04-29 | Shipley Company Inc. | Process for applying a photoresist, and photoresist solution |
EP0053279A1 (en) * | 1980-12-01 | 1982-06-09 | International Business Machines Corporation | Method of preparing a printed circuit |
EP0137923A1 (en) * | 1983-09-07 | 1985-04-24 | Sierracin Corporation | Electroconductive film system for aircraft windows |
WO1990004806A1 (en) * | 1988-10-19 | 1990-05-03 | Jonand, Inc. | Liquid crystal display module |
EP0467199A2 (en) * | 1990-07-19 | 1992-01-22 | LeaRonal, Inc. | Preparation of printed circuit boards by metallization |
EP0467199A3 (en) * | 1990-07-19 | 1992-11-25 | Learonal, Inc. | Preparation of printed circuit boards by metallization |
US5579035A (en) * | 1991-07-05 | 1996-11-26 | Technomarket, L.P. | Liquid crystal display module |
US6265075B1 (en) | 1999-07-20 | 2001-07-24 | International Business Machines Corporation | Circuitized semiconductor structure and method for producing such |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3666549A (en) | Method of making additive printed circuit boards and product thereof | |
US3698940A (en) | Method of making additive printed circuit boards and product thereof | |
US3620933A (en) | Forming plastic parts having surfaces receptive to adherent coatings | |
US3854973A (en) | Method of making additive printed circuit boards | |
US4217182A (en) | Semi-additive process of manufacturing a printed circuit | |
US5235139A (en) | Method for fabricating printed circuits | |
US3625758A (en) | Base material and method for the manufacture of printed circuits | |
US4336100A (en) | Method of production of electrically conductive panels and insulating base materials | |
US3982045A (en) | Method of manufacture of additive printed circuitboards using permanent resist mask | |
US3959523A (en) | Additive printed circuit boards and method of manufacture | |
JPS60207395A (en) | Method of producing through-hole plated electric printed circuit board | |
US4430154A (en) | Method of producing printed circuit boards | |
JPH01503101A (en) | Additive manufacturing method for printed wiring boards using a photoresist that can be developed and peeled off with aqueous alkali | |
US6044550A (en) | Process for the manufacture of printed circuit boards | |
US3819497A (en) | Electroless and electrolytic copper plating | |
USRE28042E (en) | Method of making additive printed circuit boards and product thereof | |
US3240684A (en) | Method of etching rhodium plated metal layers and of making rhodium plated printed circuit boards | |
US3694250A (en) | Electroless copper plating | |
US5693364A (en) | Method for the manufacture of printed circuit boards | |
JPH04100294A (en) | Manufacture of printed wiring board | |
CA2137823C (en) | Method of making a printed circuit board | |
US5620612A (en) | Method for the manufacture of printed circuit boards | |
JPH03204992A (en) | Swelling agent for pretreatment of syntheticresin before electroless metal, manufacture of wholly metallized substrate, wholly metallized substrate, and manufacture of printed wiring board, chip supporter, hybrid circuit, multilyered laminate semi-finished product, and electromagnetic shield semi-finished product | |
GB2038101A (en) | Printed circuits | |
EP0732040B1 (en) | Method of making a printed circuit board |