GB1567772A - Data processing systems utilising virtual addressing - Google Patents

Data processing systems utilising virtual addressing Download PDF

Info

Publication number
GB1567772A
GB1567772A GB2084076A GB2084076A GB1567772A GB 1567772 A GB1567772 A GB 1567772A GB 2084076 A GB2084076 A GB 2084076A GB 2084076 A GB2084076 A GB 2084076A GB 1567772 A GB1567772 A GB 1567772A
Authority
GB
United Kingdom
Prior art keywords
address
access
store
translation
control device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB2084076A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens Corp
Original Assignee
Siemens Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Corp filed Critical Siemens Corp
Publication of GB1567772A publication Critical patent/GB1567772A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1072—Decentralised address translation, e.g. in distributed shared memory systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
GB2084076A 1975-05-28 1976-05-20 Data processing systems utilising virtual addressing Expired GB1567772A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19752523686 DE2523686A1 (de) 1975-05-28 1975-05-28 Einrichtung und verfahren zur adressuebersetzung in einem multiprozessorsystem mit virtueller adressierung

Publications (1)

Publication Number Publication Date
GB1567772A true GB1567772A (en) 1980-05-21

Family

ID=5947671

Family Applications (1)

Application Number Title Priority Date Filing Date
GB2084076A Expired GB1567772A (en) 1975-05-28 1976-05-20 Data processing systems utilising virtual addressing

Country Status (8)

Country Link
AT (1) AT360254B (enExample)
BE (1) BE842320A (enExample)
CH (1) CH601858A5 (enExample)
DE (1) DE2523686A1 (enExample)
FR (1) FR2312820A1 (enExample)
GB (1) GB1567772A (enExample)
IT (1) IT1081081B (enExample)
NL (1) NL7605610A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110442970A (zh) * 2019-08-06 2019-11-12 光子算数(苏州)智能科技有限公司 基于空间优化的芯片设计方法及其芯片

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4218741A (en) * 1978-06-23 1980-08-19 International Business Machines Corporation Paging mechanism
US4170039A (en) * 1978-07-17 1979-10-02 International Business Machines Corporation Virtual address translation speed up technique
US4710868A (en) * 1984-06-29 1987-12-01 International Business Machines Corporation Interconnect scheme for shared memory local networks

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110442970A (zh) * 2019-08-06 2019-11-12 光子算数(苏州)智能科技有限公司 基于空间优化的芯片设计方法及其芯片

Also Published As

Publication number Publication date
ATA332776A (de) 1980-05-15
BE842320A (fr) 1976-11-29
AT360254B (de) 1980-12-29
FR2312820B3 (enExample) 1979-02-16
DE2523686A1 (de) 1976-12-02
IT1081081B (it) 1985-05-16
NL7605610A (nl) 1976-11-30
FR2312820A1 (fr) 1976-12-24
CH601858A5 (enExample) 1978-07-14

Similar Documents

Publication Publication Date Title
US5222215A (en) Cpu expansive gradation of i/o interruption subclass recognition
DE69724572T2 (de) Verfahren und Vorrichtung zur Vorladung von verschiedenen vorgegebenen Adressenübersetzungsattributen
EP0021144B1 (en) Data processing apparatus with a reconfigurable key based main storage protect mechanism
US3876987A (en) Multiprocessor computer systems
US4539637A (en) Method and apparatus for handling interprocessor calls in a multiprocessor system
US3858182A (en) Computer program protection means
DE3587039T2 (de) Computer mit virtuellem maschinenmodus und mehrfachen schutzringen.
US4430727A (en) Storage element reconfiguration
US4386402A (en) Computer with dual vat buffers for accessing a common memory shared by a cache and a processor interrupt stack
DE69620278T2 (de) Steuerungssystem für Prozessor
CA1213986A (en) Selective guest system purge control
CH629010A5 (de) Anschlussschaltung fuer eine eingabe/ausgabeschnittstelle in einer datenverarbeitungsanlage.
GB1567772A (en) Data processing systems utilising virtual addressing
US4719564A (en) Interpreter linkage system for linking extension interpreters to a basic interpreter
EP0624843A2 (de) Adressierfehlererkennungsverfahren für ein elektrisches Gerät
DE3750721T2 (de) Computersystem mit Durchführung von vermischten Makro- und Mikrocodebefehlen.
JP2000512412A (ja) データローディング方法
US6192441B1 (en) Apparatus for postponing processing of interrupts by a microprocessor
DE102023201815A1 (de) Verfahren zum Testen eines Computerprogramms
US20070239916A1 (en) Input-output control apparatus, input-output control method, process control apparatus and process control method
DE3856049T2 (de) Gerät und Verfahren zur Signalisierung eines dateninduzierten Zustandes
JPS58211254A (ja) 蓄積プログラム制御方式
US5287474A (en) System for clearing a memory of a virtual machine
JPS6265142A (ja) 障害信号発生方式
EP1492008A2 (de) Behandlung eines Fehlerereignisses bei der Installation eines Anwendungsprogramms in einem tragbaren Datenträger

Legal Events

Date Code Title Description
PS Patent sealed
PCNP Patent ceased through non-payment of renewal fee