GB1539272A - Process for depositing conductive layers on substrates - Google Patents

Process for depositing conductive layers on substrates

Info

Publication number
GB1539272A
GB1539272A GB3496776A GB3496776A GB1539272A GB 1539272 A GB1539272 A GB 1539272A GB 3496776 A GB3496776 A GB 3496776A GB 3496776 A GB3496776 A GB 3496776A GB 1539272 A GB1539272 A GB 1539272A
Authority
GB
United Kingdom
Prior art keywords
substrates
conductive layers
depositing conductive
depositing
layers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB3496776A
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
US Department of Energy
Original Assignee
US Department of Energy
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by US Department of Energy filed Critical US Department of Energy
Publication of GB1539272A publication Critical patent/GB1539272A/en
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/38Improvement of the adhesion between the insulating substrate and the metal
    • H05K3/388Improvement of the adhesion between the insulating substrate and the metal by the use of a metallic or inorganic thin film adhesion layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814Conductive parts
    • H01L21/4846Leads on or in insulating or insulated substrates, e.g. metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49866Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701Low temperature co-fired ceramic [LTCC]

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Inorganic Chemistry (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Parts Printed On Printed Circuit Boards (AREA)
  • Physical Vapour Deposition (AREA)
  • Manufacturing Of Printed Wiring (AREA)
GB3496776A 1975-10-30 1976-08-23 Process for depositing conductive layers on substrates Expired GB1539272A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US62742075A 1975-10-30 1975-10-30

Publications (1)

Publication Number Publication Date
GB1539272A true GB1539272A (en) 1979-01-31

Family

ID=24514575

Family Applications (1)

Application Number Title Priority Date Filing Date
GB3496776A Expired GB1539272A (en) 1975-10-30 1976-08-23 Process for depositing conductive layers on substrates

Country Status (5)

Country Link
JP (1) JPS5257972A (en)
CA (1) CA1058330A (en)
DE (1) DE2649091A1 (en)
FR (1) FR2330245A1 (en)
GB (1) GB1539272A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2136453A (en) * 1983-03-11 1984-09-19 Nec Corp Wired substrate for mounting large-scale integrated circuits used in data processing and communication systems

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0074605B1 (en) * 1981-09-11 1990-08-29 Kabushiki Kaisha Toshiba Method for manufacturing multilayer circuit substrate
JPH0732158B2 (en) * 1988-04-08 1995-04-10 インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン Multi-layer metal structure for electronic components

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2136453A (en) * 1983-03-11 1984-09-19 Nec Corp Wired substrate for mounting large-scale integrated circuits used in data processing and communication systems

Also Published As

Publication number Publication date
JPS5257972A (en) 1977-05-12
CA1058330A (en) 1979-07-10
FR2330245B3 (en) 1979-07-13
FR2330245A1 (en) 1977-05-27
DE2649091A1 (en) 1977-05-12

Similar Documents

Publication Publication Date Title
GB1542072A (en) Process for coating a substrate and a coating therefor
HK69880A (en) Cases for enclosing substrates
GB1543443A (en) Two layer coating system for metallic substrates
JPS52115785A (en) Process for coating substrate
JPS5233629A (en) Process for manufacturing alkyloxysilane
JPS532357A (en) Preetreating process for nonnelectroplating electroconductive metal onto insulating substrate
JPS5251324A (en) Process for manufacturing methylchlorosilane
GB1554285A (en) Depositing layers by cathode-sputtering
GB1551290A (en) Ething of a layer supported on a substrate
JPS522846A (en) Phosphating process for metallic substrate
CA948148A (en) Process for forming a conductive coating on a substrate
JPS5251321A (en) Process for manufacturing 44alkyllthiosemicarbazides
JPS5243886A (en) Process for manufacturing composite board
GB1557779A (en) Phosphating process
GB1539272A (en) Process for depositing conductive layers on substrates
JPS5231033A (en) Process for manufacturing phosphodichloridethiolate
JPS5265199A (en) Method of pyrolytically depositing siliconnitride on substrate
JPS529015A (en) Substrate
GB1544607A (en) Deposition of di-electric layers on substrates
JPS5242564A (en) Coating process
CA949016A (en) Process for forming a conductive coating on a substrate
JPS5251322A (en) Process for manufacturing ssalkylphosphorodihalogenidedithioate
JPS529645A (en) Process for selectively rusttproofing metallic substrate
AU507110B2 (en) Phosphating process
JPS5216667A (en) Wiring substrate

Legal Events

Date Code Title Description
PS Patent sealed
PCNP Patent ceased through non-payment of renewal fee