GB1514956A - Computer system - Google Patents
Computer systemInfo
- Publication number
- GB1514956A GB1514956A GB36622/75A GB3662275A GB1514956A GB 1514956 A GB1514956 A GB 1514956A GB 36622/75 A GB36622/75 A GB 36622/75A GB 3662275 A GB3662275 A GB 3662275A GB 1514956 A GB1514956 A GB 1514956A
- Authority
- GB
- United Kingdom
- Prior art keywords
- signal
- line
- peripheral
- cpu
- request
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1402—Saving, restoring, recovering or retrying
- G06F11/1405—Saving, restoring, recovering or retrying at machine instruction level
- G06F11/141—Saving, restoring, recovering or retrying at machine instruction level for bus or memory accesses
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
- G06F13/26—Handling requests for interconnection or transfer for access to input/output bus using interrupt with priority control
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
- G06F13/4217—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with synchronous protocol
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Quality & Reliability (AREA)
- Small-Scale Networks (AREA)
- Bus Control (AREA)
- Selective Calling Equipment (AREA)
- Financial Or Insurance-Related Operations Such As Payment And Settlement (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE2442990A DE2442990B2 (de) | 1974-09-07 | 1974-09-07 | Rechnersystem mit Peripheriegeräten |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| GB1514956A true GB1514956A (en) | 1978-06-21 |
Family
ID=5925189
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB36622/75A Expired GB1514956A (en) | 1974-09-07 | 1975-09-05 | Computer system |
Country Status (14)
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS52137222A (en) * | 1976-05-12 | 1977-11-16 | Hitachi Ltd | Interface system |
| US4667321A (en) * | 1983-11-14 | 1987-05-19 | Tandem Computers Incorporated | Input-output multiplexer-demultiplexer communications channel |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3372378A (en) * | 1964-04-27 | 1968-03-05 | Ibm | Input/output unit switch |
-
1974
- 1974-09-07 DE DE2442990A patent/DE2442990B2/de not_active Ceased
-
1975
- 1975-09-03 NL NL7510369A patent/NL7510369A/xx not_active Application Discontinuation
- 1975-09-04 CH CH1146475A patent/CH600433A5/xx not_active IP Right Cessation
- 1975-09-05 IT IT26983/75A patent/IT1042340B/it active
- 1975-09-05 GB GB36622/75A patent/GB1514956A/en not_active Expired
- 1975-09-05 BE BE159805A patent/BE833144A/xx unknown
- 1975-09-05 AT AT687875A patent/AT353038B/de not_active IP Right Cessation
- 1975-09-06 ES ES440781A patent/ES440781A1/es not_active Expired
- 1975-09-08 BR BR7505755*A patent/BR7505755A/pt unknown
- 1975-09-08 FR FR7527454A patent/FR2331093A1/fr active Granted
- 1975-09-08 JP JP50108153A patent/JPS5152746A/ja active Pending
- 1975-09-08 AU AU84638/75A patent/AU504399B2/en not_active Expired
- 1975-09-08 CA CA234,953A patent/CA1041215A/en not_active Expired
- 1975-09-08 SE SE7509931A patent/SE411598B/xx unknown
Also Published As
| Publication number | Publication date |
|---|---|
| AT353038B (de) | 1979-10-25 |
| NL7510369A (nl) | 1976-03-09 |
| SE7509931L (sv) | 1976-03-08 |
| DE2442990B2 (de) | 1978-03-23 |
| JPS5152746A (enrdf_load_stackoverflow) | 1976-05-10 |
| BR7505755A (pt) | 1976-08-03 |
| BE833144A (fr) | 1976-03-05 |
| FR2331093B1 (enrdf_load_stackoverflow) | 1978-07-28 |
| AU8463875A (en) | 1977-03-17 |
| CA1041215A (en) | 1978-10-24 |
| FR2331093A1 (fr) | 1977-06-03 |
| SE411598B (sv) | 1980-01-14 |
| ES440781A1 (es) | 1977-04-01 |
| DE2442990A1 (de) | 1976-03-25 |
| ATA687875A (de) | 1979-03-15 |
| CH600433A5 (enrdf_load_stackoverflow) | 1978-06-15 |
| AU504399B2 (en) | 1979-10-11 |
| IT1042340B (it) | 1980-01-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4167041A (en) | Status reporting | |
| US3573741A (en) | Control unit for input/output devices | |
| US3828325A (en) | Universal interface system using a controller to adapt to any connecting peripheral device | |
| EP0121373B1 (en) | Multilevel controller for a cache memory interface in a multiprocessing system | |
| GB1063141A (en) | Automatic interrupt system for a data processor | |
| US4413328A (en) | Storage subsystems employing removable media and having a digital display on each recorder | |
| MY104505A (en) | Bus master interface circuit with transparent preemption of a data transfer operation. | |
| US4208715A (en) | Dual data processing system | |
| US3996561A (en) | Priority determination apparatus for serially coupled peripheral interfaces in a data processing system | |
| GB1119421A (en) | Data processing system | |
| US4056847A (en) | Priority vector interrupt system | |
| US4896256A (en) | Linking interface system using plural controllable bidirectional bus ports for intercommunication amoung split-bus intracommunication subsystems | |
| US4149241A (en) | Communications bus monitor | |
| GB1492610A (en) | Data equipment for the execution of maintenance operations in an information processing system | |
| EP0057275B1 (en) | Digital data storage system | |
| GB1514956A (en) | Computer system | |
| US5640570A (en) | Information handling system for transmitting contents of line register from asynchronous controller to shadow register in another asynchronous controller determined by shadow register address buffer | |
| US4234955A (en) | Parity for computer system having an array of external registers | |
| GB2052813A (en) | Interface unit between a computer and a hardcopy output device | |
| JPS5714952A (en) | Doubled computer control system | |
| CA1217846A (en) | Validity checking arrangement for extended memory mapping of external devices | |
| JPS6112580B2 (enrdf_load_stackoverflow) | ||
| GB1445897A (en) | System for transfer of data between central units and controlled units | |
| JPH087442Y2 (ja) | プログラマブルコントローラの入出力装置 | |
| JPS60181957A (ja) | アダプタ機番設定方式 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PS | Patent sealed [section 19, patents act 1949] | ||
| PCNP | Patent ceased through non-payment of renewal fee |