GB1508719A - Method for providing isolating material in a semiconducto - Google Patents

Method for providing isolating material in a semiconducto

Info

Publication number
GB1508719A
GB1508719A GB31226/76A GB3122676A GB1508719A GB 1508719 A GB1508719 A GB 1508719A GB 31226/76 A GB31226/76 A GB 31226/76A GB 3122676 A GB3122676 A GB 3122676A GB 1508719 A GB1508719 A GB 1508719A
Authority
GB
United Kingdom
Prior art keywords
regions
porous anodized
anodic
layer
emitter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB31226/76A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TDK Micronas GmbH
ITT Inc
Original Assignee
Deutsche ITT Industries GmbH
ITT Industries Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Deutsche ITT Industries GmbH, ITT Industries Inc filed Critical Deutsche ITT Industries GmbH
Publication of GB1508719A publication Critical patent/GB1508719A/en
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02203Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being porous
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/0223Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
    • H01L21/02233Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer
    • H01L21/02236Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor
    • H01L21/02238Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor silicon in uncombined form, i.e. pure silicon
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76224Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
    • H01L21/76227Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials the dielectric materials being obtained by full chemical transformation of non-dielectric materials, such as polycristalline silicon, metals
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76245Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using full isolation by porous oxide silicon, i.e. FIPOS techniques
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/02258Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by anodic treatment, e.g. anodic oxidation

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Weting (AREA)
  • Element Separation (AREA)
GB31226/76A 1975-08-04 1976-07-27 Method for providing isolating material in a semiconducto Expired GB1508719A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US60185575A 1975-08-04 1975-08-04

Publications (1)

Publication Number Publication Date
GB1508719A true GB1508719A (en) 1978-04-26

Family

ID=24409032

Family Applications (1)

Application Number Title Priority Date Filing Date
GB31226/76A Expired GB1508719A (en) 1975-08-04 1976-07-27 Method for providing isolating material in a semiconducto

Country Status (4)

Country Link
DE (1) DE2632050A1 (me)
FR (1) FR2320365A1 (me)
GB (1) GB1508719A (me)
IT (1) IT1075021B (me)

Also Published As

Publication number Publication date
FR2320365B3 (me) 1979-04-27
DE2632050A1 (de) 1977-02-24
IT1075021B (it) 1985-04-22
FR2320365A1 (fr) 1977-03-04

Similar Documents

Publication Publication Date Title
US4092445A (en) Process for forming porous semiconductor region using electrolyte without electrical source
US3806778A (en) Insulated-gate field effect semiconductor device having low and stable gate threshold voltage
JPS6449273A (en) Semiconductor device and its manufacture
US4180416A (en) Thermal migration-porous silicon technique for forming deep dielectric isolation
GB1485654A (en) Semiconductor device
US4318217A (en) Method of manufacturing an infra-red detector device
US3898141A (en) Electrolytic oxidation and etching of III-V compound semiconductors
EP0231274B1 (en) Forming thick dielectric at the bottoms of trenches utilized in integrated-circuit devices
US3487276A (en) Thyristor having improved operating characteristics at high temperature
US4056415A (en) Method for providing electrical isolating material in selected regions of a semiconductive material
US4244001A (en) Fabrication of an integrated injection logic device with narrow basewidth
GB1508719A (en) Method for providing isolating material in a semiconducto
US4200878A (en) Method of fabricating a narrow base-width bipolar device and the product thereof
US3327183A (en) Controlled rectifier having asymmetric conductivity gradients
US4420379A (en) Method for the formation of polycrystalline silicon layers, and its application in the manufacture of a self-aligned, non planar, MOS transistor
JPS6211273A (ja) Mos集積回路装置の製造方法
GB1264879A (me)
JPS5575238A (en) Method of fabricating semiconductor device
JPS61180449A (ja) 誘電体分離半導体集積回路用基板及びその製造方法
US3865653A (en) Logic circuit having a switching transistor and a load transistor, in particular for a semiconductor storage element
JPH0563075A (ja) 多孔質半導体層の製造方法
JPS6258678A (ja) トランジスタ
Raymond et al. Use of anodic aluminum oxide in MOS structures
JPS60175457A (ja) 電界効果トランジスタの製造方法
JPS5879735A (ja) 半導体集積回路

Legal Events

Date Code Title Description
PS Patent sealed [section 19, patents act 1949]
PCNP Patent ceased through non-payment of renewal fee