GB1490524A - Memory apparatus - Google Patents
Memory apparatusInfo
- Publication number
- GB1490524A GB1490524A GB4351874A GB4351874A GB1490524A GB 1490524 A GB1490524 A GB 1490524A GB 4351874 A GB4351874 A GB 4351874A GB 4351874 A GB4351874 A GB 4351874A GB 1490524 A GB1490524 A GB 1490524A
- Authority
- GB
- United Kingdom
- Prior art keywords
- read
- line
- scanner
- memory
- digit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/408—Address circuits
- G11C11/4087—Address decoders, e.g. bit - or word line decoders; Multiple line decoders
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
- G11C17/08—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements
- G11C17/10—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements in which contents are determined during manufacturing by a predetermined arrangement of coupling elements, e.g. mask-programmable ROM
- G11C17/12—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements in which contents are determined during manufacturing by a predetermined arrangement of coupling elements, e.g. mask-programmable ROM using field-effect devices
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
- Semiconductor Memories (AREA)
Abstract
1490524 Matrix stores PHILIPS ELECTRONIC & ASSOCIATED INDUSTRIES Ltd 8 Oct 1974 [11 Oct 1973] 43518/74 Headings G4A and G4C A matrix store M (Fig. 1) comprising elements M ij includes, for each row i of elements, a first selector line S1r i connected to a control line a and enabling access to the elements and a second selector line S2r i+1 connected to a control line a which also enables access to the elements of the same row. This results (when column lines K j are enabled) in a word W i location being read out (or written into) if row line r; and selector line S1r i are enabled and a word location W i-1 being assessed if row line r i and selector line S2r i are enabled Successive rows preferably contain successive digits to prevent arithmetic operations to be effected. Either switches Sl, S2 may be connected between the elements and the control lines or pairs of AND gates (E1, E2, Fig. 2, not shown) the latter also receiving the signal on the row line conductors. In an alternative embodiment (Fig. 3, not shown) a pair of AND gates is associated with each word. In the embodiment of Fig. 4 (not shown) the word lines (gr i ) are connected to alternate word locations (W;, W i+2 ). In one embodiment (Fig. 5) operating as an arithmetic unit, a digit in binary coded decimal form at input IR1 is successively compared with binary coded decimal digits read from a read only memory 1 under the control of a scanner SR1, at comparison the scanner being stopped. A second digit at input IR2 is then compared with the digits read from a second read only memory ROM2 under the control of a second scanner SR2, the scanner being stopped at equality. To add the scanners SR1, SR2 are then driven in the return and forward directions respectively the operation stopping when scanner SR1 reaches zero. The sum digit is then in register UR and any carry results in a flipflop FF being set by a signal on column kc. This results in a line a of the first read only memory ROM1 being energized so that a subsequent digit, e.g. 5 on input IR1 results in equality with the contents of ROM1 when its scanner is in position 6. Consequently when after entry of a digit at input IR2 and after the scanner SR2 has been moved to indicate this digit, both scanners are again clocked the two new digits are added together with any resultant carry from the first two digits. Subtraction may also be effected by running the scanners when they are simultaneously operative in the same direction. The scanners and read only memories may be manufactured on a single chip. Read only memory (Fig. 6, not shown)- The read only memory comprises pairs of transistors (bipolar or preferably FET) (2, 3; 10, 11) coupled by further transistors (6, 7) to column conductors (Y 1 ) each of the further transistors being enabled by a signal on an associated line (15, 14). Stored information is represented by the presence/absence of connections (16, 17) between the column conductors and the further transistors. The memory may store a microprogram. Fig. 10 (not shown) gives the layout for a read only memory semiconductor chip in which the insulating layers may be silicon oxide or silicon nitride and the conducted paths may be aluminium molybdenum or a semiconductor material with polycrystalline silicon gate electrodes.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NL7313983A NL7313983A (en) | 1973-10-11 | 1973-10-11 | MEMORY. |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1490524A true GB1490524A (en) | 1977-11-02 |
Family
ID=19819798
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB4351874A Expired GB1490524A (en) | 1973-10-11 | 1974-10-08 | Memory apparatus |
Country Status (6)
Country | Link |
---|---|
JP (1) | JPS5551271B2 (en) |
CA (1) | CA1018665A (en) |
DE (1) | DE2447437A1 (en) |
FR (1) | FR2247787B1 (en) |
GB (1) | GB1490524A (en) |
NL (1) | NL7313983A (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62271297A (en) * | 1986-05-20 | 1987-11-25 | Mitsubishi Electric Corp | Semiconductor integrated circuit device |
-
1973
- 1973-10-11 NL NL7313983A patent/NL7313983A/en unknown
-
1974
- 1974-10-04 DE DE19742447437 patent/DE2447437A1/en not_active Withdrawn
- 1974-10-08 GB GB4351874A patent/GB1490524A/en not_active Expired
- 1974-10-08 CA CA211,019A patent/CA1018665A/en not_active Expired
- 1974-10-11 FR FR7434252A patent/FR2247787B1/fr not_active Expired
- 1974-10-11 JP JP11624574A patent/JPS5551271B2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
CA1018665A (en) | 1977-10-04 |
JPS5551271B2 (en) | 1980-12-23 |
JPS5067527A (en) | 1975-06-06 |
FR2247787A1 (en) | 1975-05-09 |
DE2447437A1 (en) | 1975-04-24 |
FR2247787B1 (en) | 1979-06-08 |
NL7313983A (en) | 1975-04-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3691538A (en) | Serial read-out memory system | |
US3988717A (en) | General purpose computer or logic chip and system | |
US4296469A (en) | Execution unit for data processor using segmented bus structure | |
GB1454400A (en) | Power saving circuit for calculator system | |
US3387298A (en) | Combined binary decoder-encoder employing tunnel diode pyramidorganized switching matrix | |
GB1026890A (en) | Computer organization | |
US3582902A (en) | Data processing system having auxiliary register storage | |
US3274566A (en) | Storage circuit | |
US3822378A (en) | Addition-subtraction device and memory means utilizing stop codes to designate form of stored data | |
US3571803A (en) | Arithmetic unit for data processing systems | |
JPH0361276B2 (en) | ||
GB1116524A (en) | Information storage system | |
GB1490524A (en) | Memory apparatus | |
US4327355A (en) | Digital device with interconnect matrix | |
US3026035A (en) | Decimal to binary conversion | |
US3395396A (en) | Information-dependent signal shifting for data processing systems | |
US3851185A (en) | Blanking circuit | |
US3732545A (en) | Digital display system | |
US3045209A (en) | Checking system for data selection network | |
US3699545A (en) | Adaptable associative memory system | |
US4041474A (en) | Memory matrix controller | |
US3316538A (en) | Circuit arrangement for processing parts of words in electronic computers | |
US3248709A (en) | Electrical data handling apparatus including selective substitution of addressable input-output devices | |
US3462411A (en) | Data entry system | |
US3380034A (en) | Addressing system for computer memories |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
PCNP | Patent ceased through non-payment of renewal fee |