GB1480534A - Switching arrangements - Google Patents

Switching arrangements

Info

Publication number
GB1480534A
GB1480534A GB5383074A GB5383074A GB1480534A GB 1480534 A GB1480534 A GB 1480534A GB 5383074 A GB5383074 A GB 5383074A GB 5383074 A GB5383074 A GB 5383074A GB 1480534 A GB1480534 A GB 1480534A
Authority
GB
United Kingdom
Prior art keywords
peripheral
gate
signal
cpu
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB5383074A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CII HONEYWELL BULL
Original Assignee
CII HONEYWELL BULL
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CII HONEYWELL BULL filed Critical CII HONEYWELL BULL
Publication of GB1480534A publication Critical patent/GB1480534A/en
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4004Coupling between buses
    • G06F13/4022Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Multi Processors (AREA)
GB5383074A 1973-12-12 1974-12-12 Switching arrangements Expired GB1480534A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7344375A FR2254999A5 (enExample) 1973-12-12 1973-12-12

Publications (1)

Publication Number Publication Date
GB1480534A true GB1480534A (en) 1977-07-20

Family

ID=9129118

Family Applications (1)

Application Number Title Priority Date Filing Date
GB5383074A Expired GB1480534A (en) 1973-12-12 1974-12-12 Switching arrangements

Country Status (4)

Country Link
DE (1) DE2458881C2 (enExample)
FR (1) FR2254999A5 (enExample)
GB (1) GB1480534A (enExample)
NL (1) NL7416160A (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2117944A (en) * 1982-03-17 1983-10-19 Inst Francais Du Petrole Device controlling data transfers between a data acquisition system and a recording and reading apparatus
GB2204432A (en) * 1987-05-01 1988-11-09 Atomic Energy Authority Uk Multiple processor networks

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SE8106273L (sv) * 1980-11-03 1982-05-04 Western Electric Co Anordning for samutnyttjning och interkommunikation vid skivaggregat i databehandlingssystem

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3665404A (en) * 1970-04-09 1972-05-23 Burroughs Corp Multi-processor processing system having interprocessor interrupt apparatus

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2117944A (en) * 1982-03-17 1983-10-19 Inst Francais Du Petrole Device controlling data transfers between a data acquisition system and a recording and reading apparatus
GB2204432A (en) * 1987-05-01 1988-11-09 Atomic Energy Authority Uk Multiple processor networks

Also Published As

Publication number Publication date
NL7416160A (nl) 1975-06-16
FR2254999A5 (enExample) 1975-07-11
DE2458881A1 (de) 1975-06-19
DE2458881C2 (de) 1984-07-26

Similar Documents

Publication Publication Date Title
US5619706A (en) Method and apparatus for switching between interrupt delivery mechanisms within a multi-processor system
US4057846A (en) Bus steering structure for low cost pipelined processor system
GB1394431A (en) Multiprocessor data processing system
EP0834816A3 (en) Microprocessor architecture capable of supporting multiple heterogenous processors
GB1282628A (en) Computer memory protection
ATE22360T1 (de) Steuerungseinrichtung fuer computerperipherie.
GB1119421A (en) Data processing system
AU6394686A (en) Interrupt handling in a multiprocessor computing system
GB1425173A (en) Data processing systems
KR900015008A (ko) 데이터 프로세서
GB1249209A (en) Machine for transferring data between memories
GB1480534A (en) Switching arrangements
GB1400803A (en) Digital data transmission systems
GB1170587A (en) Data Processing System
US5640570A (en) Information handling system for transmitting contents of line register from asynchronous controller to shadow register in another asynchronous controller determined by shadow register address buffer
GB1269301A (en) Numerical data processing systems
ES457007A1 (es) Un sistema de elaboracion de datos.
US3316539A (en) Computer data read-in control system
GB1485758A (en) Computer systems
US5003461A (en) Cluster controller memory arbiter
SE9203016D0 (sv) Signalbehandlingssystem med delat dataminne
US20050027917A1 (en) Configurable I/O bus architecture
JPS58159126A (ja) デ−タ処理システム
JPS57147749A (en) Picture data transfer device
SU1603362A1 (ru) Устройство дл ввода-вывода информации

Legal Events

Date Code Title Description
PS Patent sealed
PCNP Patent ceased through non-payment of renewal fee

Effective date: 19921212