GB1462106A - Information storage system - Google Patents

Information storage system

Info

Publication number
GB1462106A
GB1462106A GB1298274A GB1298274A GB1462106A GB 1462106 A GB1462106 A GB 1462106A GB 1298274 A GB1298274 A GB 1298274A GB 1298274 A GB1298274 A GB 1298274A GB 1462106 A GB1462106 A GB 1462106A
Authority
GB
United Kingdom
Prior art keywords
feedback paths
micro
information storage
storage system
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB1298274A
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to GB1298274A priority Critical patent/GB1462106A/en
Publication of GB1462106A publication Critical patent/GB1462106A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/22—Microcontrol or microprogram arrangements
    • G06F9/223—Execution means for microinstructions irrespective of the microinstruction function, e.g. decoding of microinstructions and nanoinstructions; timing of microinstructions; programmable logic arrays; delays and fan-out problems
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/04—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of a single character by selection from a plurality of characters, or by composing the character by combination of individual elements, e.g. segments using a combination of such display devices for composing words, rows or the like, in a frame with fixed character positions

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Tests Of Electronic Circuits (AREA)

Abstract

1462106 Micro-instruction generator; pseudo random pulse generator A A COHEN 22 March 1974 12982/74 Headings G4A and G4D [Also in Division H4] A predetermined binary signal sequence is produced by a shift register having variable modulo 2 feedback paths between its output stage and its preceding stages, the register being loaded with a predetermined initial pattern and the feedback paths being selectively and automatically enabled and inhibited in operation to generate the required sequence. One or more such registers may be used to provide signals for controlling a dot matrix alphanumeric or graphical display, or for generating micro-instructions.
GB1298274A 1974-03-22 1974-03-22 Information storage system Expired GB1462106A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
GB1298274A GB1462106A (en) 1974-03-22 1974-03-22 Information storage system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB1298274A GB1462106A (en) 1974-03-22 1974-03-22 Information storage system

Publications (1)

Publication Number Publication Date
GB1462106A true GB1462106A (en) 1977-01-19

Family

ID=10014664

Family Applications (1)

Application Number Title Priority Date Filing Date
GB1298274A Expired GB1462106A (en) 1974-03-22 1974-03-22 Information storage system

Country Status (1)

Country Link
GB (1) GB1462106A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0955734A2 (en) * 1998-05-06 1999-11-10 Nortel Networks Corporation Pseudorandom binary sequence block shifter

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0955734A2 (en) * 1998-05-06 1999-11-10 Nortel Networks Corporation Pseudorandom binary sequence block shifter
EP0955734A3 (en) * 1998-05-06 2003-05-14 Nortel Networks Limited Pseudorandom binary sequence block shifter

Similar Documents

Publication Publication Date Title
GB1167272A (en) Improvement to Key Generators for Cryptographic Devices
GB1505771A (en) Data indicator unit
JPS5325324A (en) Address selection system
JPS53116134A (en) Peak holding circuit
GB1412978A (en) High speed logic circuits
SU662926A1 (en) Generator of sequence of fibonacci generalized numbers with arbitrary initial conditions
GB1462106A (en) Information storage system
JPS51118341A (en) Shift register type memory
JPS53111244A (en) Display system for position
GB1206552A (en) Improvements in or relating to devices for generating pseudo-random sequences
GB1246905A (en) Improvements in or relating to devices for combining random sequences, using one or more switching operations
JPS5477533A (en) Signal generating device
GB1325193A (en) Signal generators
JPS5365021A (en) Display unit
JPS5255315A (en) Data transmission control unit
JPS5268469A (en) Clock device
JPS5332636A (en) Ic memory
JPS52155925A (en) Address signal generating circuit
JPS523346A (en) Memory control system
JPS567546A (en) Bit synchronizing circuit
PERLMAN Pseudonoise sequence generators with three tap linear feedback shift registers(Linear shift register with feedback logic for generating pseudonoise linear recurring binary sequences)[Patent]
JPS5310232A (en) Display unit for input/output information
FR1589355A (en)
JPS51115762A (en) Selective driving circuit
GB1517781A (en) High-speed m-sequence generation

Legal Events

Date Code Title Description
PS Patent sealed
PCNP Patent ceased through non-payment of renewal fee