GB1449877A - Electronic data storage arrangements - Google Patents

Electronic data storage arrangements

Info

Publication number
GB1449877A
GB1449877A GB5775673A GB5775673A GB1449877A GB 1449877 A GB1449877 A GB 1449877A GB 5775673 A GB5775673 A GB 5775673A GB 5775673 A GB5775673 A GB 5775673A GB 1449877 A GB1449877 A GB 1449877A
Authority
GB
United Kingdom
Prior art keywords
buffer
bytes
data
address
store
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB5775673A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Publication of GB1449877A publication Critical patent/GB1449877A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0877—Cache access modes
    • G06F12/0886—Variable-length word access

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
GB5775673A 1972-12-15 1973-12-13 Electronic data storage arrangements Expired GB1449877A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19722261586 DE2261586C3 (de) 1972-12-15 1972-12-15 Speichereinrichtung

Publications (1)

Publication Number Publication Date
GB1449877A true GB1449877A (en) 1976-09-15

Family

ID=5864559

Family Applications (1)

Application Number Title Priority Date Filing Date
GB5775673A Expired GB1449877A (en) 1972-12-15 1973-12-13 Electronic data storage arrangements

Country Status (6)

Country Link
BE (1) BE808638A (it)
DE (1) DE2261586C3 (it)
FR (1) FR2211146A5 (it)
GB (1) GB1449877A (it)
IT (1) IT1003258B (it)
NL (1) NL7315692A (it)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2271653A (en) * 1992-10-13 1994-04-20 Hewlett Packard Co Multi-level cache system

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR111566A (it) * 1974-10-04
US4075686A (en) * 1976-12-30 1978-02-21 Honeywell Information Systems Inc. Input/output cache system including bypass capability
DE2837709C2 (de) * 1978-08-30 1985-01-31 Standard Elektrik Lorenz Ag, 7000 Stuttgart Schaltungsanordnung zur Behandlung von Teilwörtern in Rechnersystemen
DE2931122C2 (de) * 1979-07-31 1981-07-30 Siemens AG, 1000 Berlin und 8000 München Schaltungsanordnung zur Auswahl und Bereitstellung der Adresse des jeweils nächsten verfügbaren Speicherabschnittes eines Pufferspeichers, insbesondere für Datenverarbeitungsanlagen
US4317168A (en) * 1979-11-23 1982-02-23 International Business Machines Corporation Cache organization enabling concurrent line castout and line fetch transfers with main storage
EP0400851A3 (en) * 1989-06-02 1992-10-21 Hewlett-Packard Company Efficient cache utilizing a store buffer

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2271653A (en) * 1992-10-13 1994-04-20 Hewlett Packard Co Multi-level cache system

Also Published As

Publication number Publication date
DE2261586A1 (de) 1974-06-20
IT1003258B (it) 1976-06-10
FR2211146A5 (it) 1974-07-12
BE808638A (fr) 1974-06-14
NL7315692A (it) 1974-06-18
DE2261586B2 (de) 1978-11-30
DE2261586C3 (de) 1979-08-09

Similar Documents

Publication Publication Date Title
US4056844A (en) Memory control system using plural buffer address arrays
KR900005897B1 (ko) 마이크로프로세서 시스템과 그 메모리 운용장치
US4608687A (en) Bit steering apparatus and method for correcting errors in stored data, storing the address of the corrected data and using the address to maintain a correct data condition
US5123101A (en) Multiple address space mapping technique for shared memory wherein a processor operates a fault handling routine upon a translator miss
US5230045A (en) Multiple address space system including address translator for receiving virtual addresses from bus and providing real addresses on the bus
US4157586A (en) Technique for performing partial stores in store-thru memory configuration
US4483003A (en) Fast parity checking in cache tag memory
US4724518A (en) Odd/even storage in cache memory
GB1233117A (it)
US4812969A (en) Address translation unit
KR870006471A (ko) 고속 캐쉬 시스템
GB1397007A (en) Data storage systems
GB1488043A (en) Data storage system
GB1455743A (en) Data storage systems
US6032230A (en) Method and apparatus that detects and tolerates inconsistencies between the cache and main memory, and the translation lookaside buffer and the virtual memory page table in main memory
EP0259967A2 (en) Directory memory
US5802567A (en) Mechanism for managing offset and aliasing conditions within a content-addressable memory-based cache memory
GB1449877A (en) Electronic data storage arrangements
US5996062A (en) Method and apparatus for controlling an instruction pipeline in a data processing system
US4920536A (en) Error recovery scheme for destaging cache data in a multi-memory system
EP0173909A2 (en) Look-aside buffer least recently used marker controller
JPS623357A (ja) Ｔｌｂ制御方法
CN111742303A (zh) 用于在调试设备时访问元数据的装置和方法
GB1314140A (en) Storage control unit
US20020147955A1 (en) Internal storage memory with EDAC protection

Legal Events

Date Code Title Description
PS Patent sealed
PCNP Patent ceased through non-payment of renewal fee