GB1427993A - Asynchronous electronic binary storage and shift registers - Google Patents

Asynchronous electronic binary storage and shift registers

Info

Publication number
GB1427993A
GB1427993A GB492773A GB492773A GB1427993A GB 1427993 A GB1427993 A GB 1427993A GB 492773 A GB492773 A GB 492773A GB 492773 A GB492773 A GB 492773A GB 1427993 A GB1427993 A GB 1427993A
Authority
GB
United Kingdom
Prior art keywords
data
stage
transfer
section
state
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB492773A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
DYAD SYSTEMS Inc
Original Assignee
DYAD SYSTEMS Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by DYAD SYSTEMS Inc filed Critical DYAD SYSTEMS Inc
Publication of GB1427993A publication Critical patent/GB1427993A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/08—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations, the intermediate ones not being accessible for either enqueue or dequeue operations, e.g. using a shift register

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Shift Register Type Memory (AREA)
  • Read Only Memory (AREA)
GB492773A 1972-02-01 1973-01-31 Asynchronous electronic binary storage and shift registers Expired GB1427993A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US22252072A 1972-02-01 1972-02-01

Publications (1)

Publication Number Publication Date
GB1427993A true GB1427993A (en) 1976-03-10

Family

ID=22832548

Family Applications (1)

Application Number Title Priority Date Filing Date
GB492773A Expired GB1427993A (en) 1972-02-01 1973-01-31 Asynchronous electronic binary storage and shift registers

Country Status (7)

Country Link
US (1) US3736575A (https=)
JP (1) JPS4887740A (https=)
CA (1) CA978604A (https=)
DE (1) DE2304007A1 (https=)
GB (1) GB1427993A (https=)
IT (1) IT978720B (https=)
NL (1) NL7301371A (https=)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3972034A (en) * 1975-05-12 1976-07-27 Fairchild Camera And Instrument Corporation Universal first-in first-out memory device
US4163291A (en) * 1975-10-15 1979-07-31 Tokyo Shibaura Electric Co., Ltd. Input-output control circuit for FIFO memory
US4110842A (en) * 1976-11-15 1978-08-29 Advanced Micro Devices, Inc. Random access memory with memory status for improved access and cycle times
NL7713708A (nl) * 1977-12-12 1979-06-14 Philips Nv Informatiebuffergeheugen van het "eerst-in, eerst-uit" type met vaste ingang en variabele uitgang.
FR2573890B1 (fr) * 1984-11-27 1987-07-24 Bendix Electronics Sa Dispositifs electroniques d'acquisition des signaux periodiques asynchrones
US4679213A (en) * 1985-01-08 1987-07-07 Sutherland Ivan E Asynchronous queue system
FR2632091A1 (fr) * 1988-05-30 1989-12-01 Chauffour Jean Claude Procede de memorisation electronique de donnees au moyen de cellules a deux etats, et ses moyens de mise en oeuvre

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3544992A (en) * 1967-06-01 1970-12-01 Bell Telephone Labor Inc Code translator

Also Published As

Publication number Publication date
JPS4887740A (https=) 1973-11-17
NL7301371A (https=) 1973-08-03
US3736575A (en) 1973-05-29
DE2304007A1 (de) 1973-08-09
CA978604A (en) 1975-11-25
IT978720B (it) 1974-09-20

Similar Documents

Publication Publication Date Title
US3691538A (en) Serial read-out memory system
EP0047440A1 (en) Shift circuit
US4740922A (en) Semiconductor memory device having a read-modify-write configuration
US3760382A (en) Series parallel shift register memory
US4153939A (en) Incrementer circuit
US3781821A (en) Selective shift register
GB1522324A (en) Data processing
EP0033346B1 (en) Incrementer/decrementer circuit
JPH01182992A (ja) 半導体記憶装置
GB1427993A (en) Asynchronous electronic binary storage and shift registers
JPS6364413A (ja) 逐次近似レジスタ
GB1387882A (en) Asynchronous buffer device
US3234401A (en) Storage circuits
US4586154A (en) Data word normalization
US4641278A (en) Memory device with a register interchange function
US4090256A (en) First-in-first-out register implemented with single rank storage elements
GB1497753A (en) Data storage devices
US3212009A (en) Digital register employing inhibiting means allowing gating only under preset conditions and in certain order
US3969717A (en) Digital circuit to eliminate display flicker
US2895671A (en) Electronic digital computing machines
US5499383A (en) DMA control device controlling sequential storage of data
US3678476A (en) Read-only random access serial memory systems
US3619642A (en) Multiphase binary shift register
GB1373414A (en) Data processing apparatus
JPS5532270A (en) Read control circuit for memory unit

Legal Events

Date Code Title Description
PS Patent sealed [section 19, patents act 1949]
PE20 Patent expired after termination of 20 years

Effective date: 19930129