GB1293494A - The analysis of networks having nodes interconnected by vectors - Google Patents

The analysis of networks having nodes interconnected by vectors

Info

Publication number
GB1293494A
GB1293494A GB08482/71A GB1848271A GB1293494A GB 1293494 A GB1293494 A GB 1293494A GB 08482/71 A GB08482/71 A GB 08482/71A GB 1848271 A GB1848271 A GB 1848271A GB 1293494 A GB1293494 A GB 1293494A
Authority
GB
United Kingdom
Prior art keywords
path
node
nodes
target
link
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB08482/71A
Inventor
Jacques Berthelmy
Pierre Germain Boue
Jacques Louis Sauvan
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Safran Aircraft Engines SAS
Original Assignee
Societe Nationale dEtude et de Construction de Moteurs dAviation SNECMA
SNECMA SAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Societe Nationale dEtude et de Construction de Moteurs dAviation SNECMA, SNECMA SAS filed Critical Societe Nationale dEtude et de Construction de Moteurs dAviation SNECMA
Publication of GB1293494A publication Critical patent/GB1293494A/en
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06QINFORMATION AND COMMUNICATION TECHNOLOGY [ICT] SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL OR SUPERVISORY PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL OR SUPERVISORY PURPOSES, NOT OTHERWISE PROVIDED FOR
    • G06Q10/00Administration; Management
    • G06Q10/06Resources, workflows, human or project management; Enterprise or organisation planning; Enterprise or organisation modelling
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00Computer-aided design [CAD]
    • G06F30/10Geometric CAD
    • G06F30/18Network design, e.g. design based on topological or interconnect aspects of utility systems, piping, heating ventilation air conditioning [HVAC] or cabling

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Business, Economics & Management (AREA)
  • Strategic Management (AREA)
  • Human Resources & Organizations (AREA)
  • Geometry (AREA)
  • Entrepreneurship & Innovation (AREA)
  • Economics (AREA)
  • Development Economics (AREA)
  • Computational Mathematics (AREA)
  • Evolutionary Computation (AREA)
  • Computer Hardware Design (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • Educational Administration (AREA)
  • Mathematical Analysis (AREA)
  • Game Theory and Decision Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Marketing (AREA)
  • Operations Research (AREA)
  • Quality & Reliability (AREA)
  • Tourism & Hospitality (AREA)
  • General Business, Economics & Management (AREA)
  • Computer And Data Communications (AREA)
  • Management, Administration, Business Operations System, And Electronic Commerce (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

1293494 Critical path analysis SOC NATIONALE D'ETUDE ET DE CONSTRUCTION DE MOTEURS D'AVIATION 1 June 1971 [1 June 1970] 18482/71 Heading G4A A network comprising a number of nodes interconnected by meshes or links is evaluated e.g. for critical path using a network modelling circuit. The network may be of the form shown in Fig. 1 having nodes A-F, A being called a starting point node and D being a target point node. The links between nodes can be weighted, i.e. the time taken to go between C and D is four times that between E and B and twice that between E and F &c. It is desired to find the critical path, that is the longest path between the starting and target nodes, which in Fig. 1 is along the path AEFCD. Logic circuits are provided having node elements and link elements representing the nodes and links of the network and the network paths are simulated by transmitting signals which advance stepwise between consecutive node elements (taking any weighting into account) in a similar manner to British Specification 1,173,796. The apparatus, Fig. 5.-A typical link M of the circuit has a predecessor node Np and a successor node Ns, and M, Np and Ns have elements in three chains. # Connections are responsible for transferring critical path finding signals from the target to the starting point nodes. This is known as # backwards finding and, upon completion thereof, γ connections transfer a signal from the starting point node via links forming part of the critical path to the target. α Connections are used for selecting links suitable for path finding before it commences, and thus locating loops in the network, e.g. for display. Each node has an AND gate 1 having n inputs on the # chain where n denotes the number of links extending from the node and the output of the gate goes to AND gate 3 in the link M which transmits clock pulses from a generator to a backwards counter D31. At the start of path finding the counter is set to a value equal to the weighting in the link, # signals are transmitted from the target and the counter counts back 1 for each clock pulse until it reaches 0 when Np is energized. Np only passes the signal when all the counters connected thereto are zero and means note which counter reached zero last (i.e. which link is in the critical path). The γ connections are only enabled if the counters are at 0. The path length is determined by counting the number of clock pulses between the sending of # signals from the target and the arrival of a # signal at the start. When all the counters are set to 0 the γ signal travels back along a path other than the longest and the critical path is then displayed or recorded by sampling at S 4 or S 12 and showing the link element or node element outputs. Where two critical paths are the same length a hierarchy system (line 61) can choose one, and the system can be modified by automatically or manually inhibiting a link. A number of problems can be solved using the γ, #, α connections, e.g. determining and displaying all paths connecting any start to any target and, with a few modifications, can be used to find the shortest path between two nodes (Figs. 9 and 10, not shown).
GB08482/71A 1970-06-01 1971-06-01 The analysis of networks having nodes interconnected by vectors Expired GB1293494A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7020051A FR2093080A5 (en) 1970-06-01 1970-06-01

Publications (1)

Publication Number Publication Date
GB1293494A true GB1293494A (en) 1972-10-18

Family

ID=9056492

Family Applications (1)

Application Number Title Priority Date Filing Date
GB08482/71A Expired GB1293494A (en) 1970-06-01 1971-06-01 The analysis of networks having nodes interconnected by vectors

Country Status (4)

Country Link
US (1) US3735109A (en)
DE (1) DE2126772A1 (en)
FR (1) FR2093080A5 (en)
GB (1) GB1293494A (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0786883B2 (en) * 1988-09-09 1995-09-20 松下電器産業株式会社 Method and system for automatically generating mesh diagram or logical circuit diagram
JPH04365162A (en) * 1991-06-13 1992-12-17 Matsushita Electric Ind Co Ltd Analyzing method and scheduling method of resource allocation and systems therefor
US5561790A (en) * 1992-03-24 1996-10-01 International Business Machines Corporation Shortest path determination processes for use in modeling systems and communications networks
US5563994A (en) * 1994-03-11 1996-10-08 Harmon; Samuel T. System for graphically generating the sequence and temporal relationship between tasks in a project
US6038390A (en) * 1997-10-21 2000-03-14 Mci Communications Corporation Method of selecting spans for fiber cut simulations
US6917596B1 (en) * 2000-11-08 2005-07-12 Nortel Networks Limited Method of addressing physical problems of a topological network using a topology engine
JP4082616B2 (en) * 2005-01-17 2008-04-30 インターナショナル・ビジネス・マシーンズ・コーポレーション Signal propagation path drawing apparatus, drawing method and program thereof

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR1452007A (en) * 1965-02-12 1966-02-25 Method and apparatus for calculations related to graphs
FR1483778A (en) * 1966-02-26 1967-06-09 Snecma Optimal path search method and device

Also Published As

Publication number Publication date
FR2093080A5 (en) 1972-01-28
US3735109A (en) 1973-05-22
DE2126772A1 (en) 1971-12-16

Similar Documents

Publication Publication Date Title
US2831162A (en) Time-interval measuring device
US3277473A (en) Digital technique for determining unambiguous information from ambiguous information
US2844790A (en) Interval timer
GB1293494A (en) The analysis of networks having nodes interconnected by vectors
US3721906A (en) Coded pulse pair detector with improved detection probability
GB1173796A (en) A Circuit Arrangement for Determining an Optimum Path
GB1454531A (en) Frequency comparison circuit arrangements
US3169244A (en) Moving target simulator
SU974594A1 (en) Reversible pulse counter
SU366562A1 (en) LOGICAL DEVICE FOR DISTRIBUTION OF PULSES
SU917172A1 (en) Digital meter of time intervals
SU436341A1 (en) DEVICE FOR SYNCHRONIZATION OF TWO TEAMS
SU687407A1 (en) Digital frequency gauge
SU883859A1 (en) Multi-range digital time interval meter
SU842818A1 (en) Device for monitoring pulse train
SU864236A1 (en) Digital meter of the ratio of time intervals
SU1157476A1 (en) Frequency comparison device
SU744951A1 (en) Scaling device
SU970661A1 (en) Video pulse train shaping device
SU377698A1 (en) DIGITAL FREQUENCY
SU473121A1 (en) Digital Phase Phase Meter
SU789996A1 (en) Multichannel digital correlometer
SU976483A1 (en) Repetition period pulse discriminator
SU822338A1 (en) Pulse train discriminator
SU930685A1 (en) Counting device

Legal Events

Date Code Title Description
PS Patent sealed [section 19, patents act 1949]
PLNP Patent lapsed through nonpayment of renewal fees