SU473121A1 - Digital Phase Phase Meter - Google Patents

Description

The control triggers 3 and 4 have a counting input and iB is set to zero source value. When an impulse is applied to the trigger 3, the last one is transferred to a single state and remains in this state until the next pulse arrives. The impulse supply 02 transfers the trigger 3 to zero co: standing until the moment of arrival of the impulse from, etc. The “control trigger 4” works in the same way as the input of impulses bi, b and from. but the moments of the nZMenenn of its states are shifted in time by the magnitude of the 1 interval, equal to the difference in the time of the appearance of the pulse 6i and Oi, bz and uz, 63 and QS, etc., i.e. equal to the time interval A /, proportional to the phase difference of the input voltages t / and f / 2.

The coincidence circuit 5 is triggered when the zero state of the trigger 5 and upon receipt of signals from the driver / on its pulse input. From the output of this coincidence circuit, odd sequences of impulses O), from, 5, etc., are obtained, which set the trigger control of the reversible counter 10 to a single trigger input to be set to one. The joint scheme 6 is controlled by a single output of trigger 4, and from the output of this coincidence scheme, even sequences of pulses b, b, bs, etc., are obtained, which set trigger 7 to the zero state. Thus, trigger 7 is in a single state for aibz,, 566, etc. time intervals, proportional to the phase shift 2n + f, and in a zero state for 405 time intervals, etc. the value of 2l-f. Matching schemes 8 and 9 are controlled by the single and zero outputs of trigger 7, respectively. The remaining inputs of these coincidence circuits are given signals corresponding to the measurement time of the average phase shift T of the measurement and the generator of the quantizing reference frequency / o. The output of the coincidence circuit 8 yuv is occupied by the folding bus of the reversible counter i.muls and allows passage to the counter summarizing them. The output of the coincidence circuit 9 is associated with the length of the deduction of the reversible counter and permits the passage of subtractive pulses.

Thus, the number of pulses accumulated in the counter during the measurement time 7 ,, ,, ,, ,, ,, is

/ V ,,,,, / (((2 + ф) - (2.-т-фф 2; (ф,

where K is the number of averaged periods of measured sipnal.

Subject invention

Digital phase meter average

containing input drivers, an input frequency divider of the first measuring channel, a temporary ip trigger, a single input of which is connected via a frequency divider to the output, m of the first channel, and a single trigger output connected via a matching circuit to the addition bus of the counter, distinguished by that, in order to increase the accuracy and reliability in operation when measuring small values of phase shifts, the phase meter is equipped with a divider of the input frequency of the second reference channel and additional matching schemes, Rich shaper output of the first channel is connected to the counting input of divider

the frequency of the first drip and with the pulse input of the first coincidence circuit, the potential input of which is connected to the first output divider of the frequency of the first channel, and the output of the first coincidence circuit is associated with the unit

the trigger input of the time interval, the output of the second channel generator is connected to the counting input of the second channel frequency divider and to the pulse input of the second coincidence circuit, the potential input of which

A single output of the second frequency divider is set, and the output of the coincidence circuit is connected to the zero input of the time slot trigger, while the single and zero 1 OUTPUTs of the true trigger are connected through the third and fourth schemes of coincidence with the fold and subtraction count counters. The inputs of the third and fourth coincidence circuit are connected to a signal source corresponding to the measurement time of the average phase shift value and to the reference frequency generator.

V,

V,

Th, 4,0 s.

82.03 B, as, ...

a.S ,, ° 3, ..

U3M 3

Fig 7

F

O-f

L

-t

F2

fi.

-df

T3

eight

3-.

one

--one