GB1216559A - Electronic binary multiplier - Google Patents
Electronic binary multiplierInfo
- Publication number
- GB1216559A GB1216559A GB2942568A GB2942568A GB1216559A GB 1216559 A GB1216559 A GB 1216559A GB 2942568 A GB2942568 A GB 2942568A GB 2942568 A GB2942568 A GB 2942568A GB 1216559 A GB1216559 A GB 1216559A
- Authority
- GB
- United Kingdom
- Prior art keywords
- column
- bit
- cells
- multiplier
- cell
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/52—Multiplying; Dividing
- G06F7/523—Multiplying only
- G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
- G06F7/5306—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel with row wise addition of partial products
- G06F7/5312—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel with row wise addition of partial products using carry save adders
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
- G06F7/5443—Sum of products
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
- G06F2207/3804—Details
- G06F2207/386—Special constructional features
- G06F2207/3884—Pipelining
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Complex Calculations (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE1020367A SE308413B (enrdf_load_stackoverflow) | 1967-06-30 | 1967-06-30 |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1216559A true GB1216559A (en) | 1970-12-23 |
Family
ID=20291890
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB2942568A Expired GB1216559A (en) | 1967-06-30 | 1968-06-20 | Electronic binary multiplier |
Country Status (4)
Country | Link |
---|---|
DE (1) | DE1774483A1 (enrdf_load_stackoverflow) |
FR (1) | FR1575934A (enrdf_load_stackoverflow) |
GB (1) | GB1216559A (enrdf_load_stackoverflow) |
SE (1) | SE308413B (enrdf_load_stackoverflow) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2149538A (en) * | 1981-05-11 | 1985-06-12 | Rca Corp | Digital multiplier |
US20210117157A1 (en) * | 2020-12-24 | 2021-04-22 | Martin Langhammer | Systems and Methods for Low Latency Modular Multiplication |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
NL7809398A (nl) * | 1978-09-15 | 1980-03-18 | Philips Nv | Vermenigvuldiginrichting voor binaire getallen in twee-complement notatie. |
DE3267489D1 (en) * | 1982-02-18 | 1986-01-02 | Itt Ind Gmbh Deutsche | Digital parallel calculating circuit for positive and negative binary numbers |
-
1967
- 1967-06-30 SE SE1020367A patent/SE308413B/xx unknown
-
1968
- 1968-06-04 FR FR1575934D patent/FR1575934A/fr not_active Expired
- 1968-06-20 GB GB2942568A patent/GB1216559A/en not_active Expired
- 1968-06-29 DE DE19681774483 patent/DE1774483A1/de active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2149538A (en) * | 1981-05-11 | 1985-06-12 | Rca Corp | Digital multiplier |
US20210117157A1 (en) * | 2020-12-24 | 2021-04-22 | Martin Langhammer | Systems and Methods for Low Latency Modular Multiplication |
US12135955B2 (en) * | 2020-12-24 | 2024-11-05 | Intel Corporation | Systems and methods for low latency modular multiplication |
Also Published As
Publication number | Publication date |
---|---|
SE308413B (enrdf_load_stackoverflow) | 1969-02-10 |
FR1575934A (enrdf_load_stackoverflow) | 1969-07-25 |
DE1774483A1 (de) | 1972-01-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1470147A (en) | Circuit module incorporating a logic array | |
GB1390387A (en) | Computer for processing variable length operands | |
GB1473030A (en) | Logic arrays | |
GB1496935A (en) | Adders and multipliers | |
GB1280906A (en) | Multiplying device | |
GB1468027A (en) | Electronic processing apparatus | |
GB1020940A (en) | Multi-input arithmetic unit | |
GB1266017A (enrdf_load_stackoverflow) | ||
GB1430814A (en) | Residue generating circuit | |
GB1164010A (en) | Carry or Borrow System for Arithmetic Computations | |
GB1216559A (en) | Electronic binary multiplier | |
GB1321026A (en) | Data processing device | |
GB1238273A (enrdf_load_stackoverflow) | ||
US4648058A (en) | Look-ahead rounding circuit | |
US3249746A (en) | Data processing apparatus | |
GB806457A (en) | Shifting registers | |
GB1475155A (en) | Logical circuit apparatus | |
GB1441635A (en) | Multiplier circuits | |
GB1220839A (en) | Logic circuits | |
US2934271A (en) | Adding and subtracting apparatus | |
US3192369A (en) | Parallel adder with fast carry network | |
US3165719A (en) | Matrix of coincidence gates having column and row selection | |
GB898594A (en) | Improvements in and relating to arithmetic devices | |
US3229080A (en) | Digital computing systems | |
GB1274155A (en) | Electronic system for use in calculators |