GB1216559A - Electronic binary multiplier - Google Patents

Electronic binary multiplier

Info

Publication number
GB1216559A
GB1216559A GB2942568A GB2942568A GB1216559A GB 1216559 A GB1216559 A GB 1216559A GB 2942568 A GB2942568 A GB 2942568A GB 2942568 A GB2942568 A GB 2942568A GB 1216559 A GB1216559 A GB 1216559A
Authority
GB
United Kingdom
Prior art keywords
column
bit
cells
multiplier
cell
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB2942568A
Other languages
English (en)
Inventor
Dines Bjoerner
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of GB1216559A publication Critical patent/GB1216559A/en
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52Multiplying; Dividing
    • G06F7/523Multiplying only
    • G06F7/53Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
    • G06F7/5306Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel with row wise addition of partial products
    • G06F7/5312Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel with row wise addition of partial products using carry save adders
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/5443Sum of products
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804Details
    • G06F2207/386Special constructional features
    • G06F2207/3884Pipelining

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
GB2942568A 1967-06-30 1968-06-20 Electronic binary multiplier Expired GB1216559A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE1020367A SE308413B (enrdf_load_stackoverflow) 1967-06-30 1967-06-30

Publications (1)

Publication Number Publication Date
GB1216559A true GB1216559A (en) 1970-12-23

Family

ID=20291890

Family Applications (1)

Application Number Title Priority Date Filing Date
GB2942568A Expired GB1216559A (en) 1967-06-30 1968-06-20 Electronic binary multiplier

Country Status (4)

Country Link
DE (1) DE1774483A1 (enrdf_load_stackoverflow)
FR (1) FR1575934A (enrdf_load_stackoverflow)
GB (1) GB1216559A (enrdf_load_stackoverflow)
SE (1) SE308413B (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2149538A (en) * 1981-05-11 1985-06-12 Rca Corp Digital multiplier
US20210117157A1 (en) * 2020-12-24 2021-04-22 Martin Langhammer Systems and Methods for Low Latency Modular Multiplication

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL7809398A (nl) * 1978-09-15 1980-03-18 Philips Nv Vermenigvuldiginrichting voor binaire getallen in twee-complement notatie.
DE3267489D1 (en) * 1982-02-18 1986-01-02 Itt Ind Gmbh Deutsche Digital parallel calculating circuit for positive and negative binary numbers

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2149538A (en) * 1981-05-11 1985-06-12 Rca Corp Digital multiplier
US20210117157A1 (en) * 2020-12-24 2021-04-22 Martin Langhammer Systems and Methods for Low Latency Modular Multiplication
US12135955B2 (en) * 2020-12-24 2024-11-05 Intel Corporation Systems and methods for low latency modular multiplication

Also Published As

Publication number Publication date
SE308413B (enrdf_load_stackoverflow) 1969-02-10
FR1575934A (enrdf_load_stackoverflow) 1969-07-25
DE1774483A1 (de) 1972-01-27

Similar Documents

Publication Publication Date Title
GB1470147A (en) Circuit module incorporating a logic array
GB1390387A (en) Computer for processing variable length operands
GB1473030A (en) Logic arrays
GB1496935A (en) Adders and multipliers
GB1280906A (en) Multiplying device
GB1468027A (en) Electronic processing apparatus
GB1020940A (en) Multi-input arithmetic unit
GB1266017A (enrdf_load_stackoverflow)
GB1430814A (en) Residue generating circuit
GB1164010A (en) Carry or Borrow System for Arithmetic Computations
GB1216559A (en) Electronic binary multiplier
GB1321026A (en) Data processing device
GB1238273A (enrdf_load_stackoverflow)
US4648058A (en) Look-ahead rounding circuit
US3249746A (en) Data processing apparatus
GB806457A (en) Shifting registers
GB1475155A (en) Logical circuit apparatus
GB1441635A (en) Multiplier circuits
GB1220839A (en) Logic circuits
US2934271A (en) Adding and subtracting apparatus
US3192369A (en) Parallel adder with fast carry network
US3165719A (en) Matrix of coincidence gates having column and row selection
GB898594A (en) Improvements in and relating to arithmetic devices
US3229080A (en) Digital computing systems
GB1274155A (en) Electronic system for use in calculators