GB1207701A - Encoding system - Google Patents
Encoding systemInfo
- Publication number
- GB1207701A GB1207701A GB0081/68A GB108168A GB1207701A GB 1207701 A GB1207701 A GB 1207701A GB 0081/68 A GB0081/68 A GB 0081/68A GB 108168 A GB108168 A GB 108168A GB 1207701 A GB1207701 A GB 1207701A
- Authority
- GB
- United Kingdom
- Prior art keywords
- characters
- register
- character
- bit
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
- H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Input From Keyboards Or The Like (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
Abstract
1,207,701. Recording; selecting cards. XEROX CORP. 8 Jan., 1968 [9 Jan., 1967], No. 1081/68. Headings G4A and G4M. In a system which may be used for selecting notched cards, a descriptor comprising q m-bit characters is converted to n m-bit characters, n being less than q, by logically combining the (n + 1 )th to qth characters with n characters stored in a shift register 10. An alphanumeric keyboard 2 and an associated diode matrix provide 4-bit coded characters, each code group being associated with several alphanumeric characters. Each character is entered in parallel in an input shift register 6, and entry of each character triggers a timing circuit 4 to generate a train of four clock pulses which shift a stored character serially by bit into shift register 10 via decision circuit 8. This process is repeated for the first n characters, but thereafter, each character shifted out of register 6 is directed to one input of logic circuit 12, the other input receiving concurrently the characters previously stored in register 10, in the original sequence. Circuit 12 performs the equivalence function and its output is shifted into register 10. The system continues to operate in this manner until the complete descriptor has been entered. Output register 14 and converter 16 may operate a card selection mechanism.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US60801567A | 1967-01-09 | 1967-01-09 |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1207701A true GB1207701A (en) | 1970-10-07 |
Family
ID=24434673
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB0081/68A Expired GB1207701A (en) | 1967-01-09 | 1968-01-08 | Encoding system |
Country Status (3)
Country | Link |
---|---|
US (1) | US3689915A (en) |
DE (1) | DE1562051B2 (en) |
GB (1) | GB1207701A (en) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3953846A (en) * | 1973-11-05 | 1976-04-27 | Ekeland Thomas C | Encoding device |
JPS571007B2 (en) * | 1974-06-07 | 1982-01-08 | ||
US4185190A (en) * | 1974-10-28 | 1980-01-22 | Compagnie Internationale pour L'Informatique, CII-Honeywell Bull (Societe Anonyme) | Data accumulation and compression apparatus |
US4267568A (en) * | 1975-12-03 | 1981-05-12 | System Development Corporation | Information storage and retrieval system |
US4068298A (en) * | 1975-12-03 | 1978-01-10 | Systems Development Corporation | Information storage and retrieval system |
US4383307A (en) * | 1981-05-04 | 1983-05-10 | Software Concepts, Inc. | Spelling error detector apparatus and methods |
US4527253A (en) * | 1982-05-28 | 1985-07-02 | Hitachi, Ltd. | Data searching apparatus |
US5745796A (en) * | 1995-04-07 | 1998-04-28 | Adventures In Ancestry, Inc. | Method for compacting and storing date information by converting alphanumeric data into base eleven numbers which consists of numbers and characters representative of unknown digits |
US20080147651A1 (en) * | 2006-12-14 | 2008-06-19 | International Business Machines Corporation | Pre-Entry Text Enhancement For Text Environments |
US9709433B2 (en) * | 2014-06-30 | 2017-07-18 | Rosemount Tank Radar Ab | Pulsed radar level gauging with efficient start-up |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3290511A (en) * | 1960-08-19 | 1966-12-06 | Sperry Rand Corp | High speed asynchronous computer |
US3106636A (en) * | 1960-08-31 | 1963-10-08 | Gen Precision Inc | Input-output system for digital computer |
US3247365A (en) * | 1961-02-06 | 1966-04-19 | Gen Precision Inc | Digital function generator including simultaneous multiplication and division |
US3194951A (en) * | 1962-05-24 | 1965-07-13 | David H Schaefer | Logarithmic converter |
DE1249924B (en) * | 1962-07-17 | |||
US3271517A (en) * | 1963-01-02 | 1966-09-06 | Rosa Andrew C De | Data transmission |
US3413618A (en) * | 1964-10-19 | 1968-11-26 | Automatic Elect Lab | Memory apparatus employing a plurality of digit registers |
US3394350A (en) * | 1965-01-14 | 1968-07-23 | Burroughs Corp | Digital processor implementation of transfer and translate operation |
-
1967
- 1967-01-09 US US608015A patent/US3689915A/en not_active Expired - Lifetime
-
1968
- 1968-01-08 GB GB0081/68A patent/GB1207701A/en not_active Expired
- 1968-01-09 DE DE19681562051 patent/DE1562051B2/en not_active Withdrawn
Also Published As
Publication number | Publication date |
---|---|
DE1562051A1 (en) | 1970-03-12 |
US3689915A (en) | 1972-09-05 |
DE1562051B2 (en) | 1971-10-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB769908A (en) | Improvements in or relating to electrical apparatus for sorting signals | |
GB1207701A (en) | Encoding system | |
GB1023029A (en) | Circuitry for reducing the number of bits required to represent a given sequence of data | |
US4706299A (en) | Frequency encoded logic devices | |
US4031516A (en) | Transmission data processing device | |
US2998192A (en) | Computer register | |
GB1486329A (en) | Information input and display apparatus | |
US3789390A (en) | Serial code translator | |
US3024980A (en) | Alpha-numeric hole checking system | |
ES318469A1 (en) | Binary to multilevel conversion by combining redundant information signal with transition encoded information signal | |
SU929022A3 (en) | Device for deblocking keyboard memory in telexes and data recorders | |
SU383085A1 (en) | RECORDING DEVICE | |
SU647693A1 (en) | Time-to-probability converter | |
SU411449A1 (en) | ||
SU1142829A1 (en) | Device for sorting numbers | |
SU402866A1 (en) | HALF MATRIX OF MULTI-TACT DECRYPTION | |
SU1280612A1 (en) | Device for dividing numbers in redundant code | |
SU504200A1 (en) | Binary to decimal converter | |
SU656052A1 (en) | Binary-decimal-to-binary code converter | |
SU781806A1 (en) | Binary-to-binary-decimal code converter | |
SU126305A1 (en) | A method for performing mathematical operations on shift registers and a device for implementing this method | |
SU588562A1 (en) | Double-cycle serial shift register | |
SU742917A1 (en) | Information input arrangement | |
Polychronakis et al. | A print-out method for BCD weighted numbers-weight generators | |
RU2007031C1 (en) | Code converter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed [section 19, patents act 1949] | ||
PCNP | Patent ceased through non-payment of renewal fee |