GB1017314A - Improvements in or relating to adders - Google Patents

Improvements in or relating to adders

Info

Publication number
GB1017314A
GB1017314A GB35664A GB35664A GB1017314A GB 1017314 A GB1017314 A GB 1017314A GB 35664 A GB35664 A GB 35664A GB 35664 A GB35664 A GB 35664A GB 1017314 A GB1017314 A GB 1017314A
Authority
GB
United Kingdom
Prior art keywords
registers
carry
binary
numbers
decimal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB35664A
Other languages
English (en)
Inventor
Francesco Ambrosino
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STC PLC
Original Assignee
Standard Telephone and Cables PLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Standard Telephone and Cables PLC filed Critical Standard Telephone and Cables PLC
Priority to GB35664A priority Critical patent/GB1017314A/en
Priority to BE657858D priority patent/BE657858A/xx
Priority to NL6500034A priority patent/NL6500034A/xx
Publication of GB1017314A publication Critical patent/GB1017314A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/491—Computations with decimal numbers radix 12 or 20.
    • G06F7/492—Computations with decimal numbers radix 12 or 20. using a binary weighted representation within each denomination
    • G06F7/493—Computations with decimal numbers radix 12 or 20. using a binary weighted representation within each denomination the representation being the natural binary coded representation, i.e. 8421-code
    • G06F7/494—Adding; Subtracting
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/506—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages
    • G06F7/508—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages using carry look-ahead circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
GB35664A 1964-01-03 1964-01-03 Improvements in or relating to adders Expired GB1017314A (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
GB35664A GB1017314A (en) 1964-01-03 1964-01-03 Improvements in or relating to adders
BE657858D BE657858A (jp) 1964-01-03 1965-01-04
NL6500034A NL6500034A (jp) 1964-01-03 1965-01-04

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB35664A GB1017314A (en) 1964-01-03 1964-01-03 Improvements in or relating to adders

Publications (1)

Publication Number Publication Date
GB1017314A true GB1017314A (en) 1966-01-19

Family

ID=9702949

Family Applications (1)

Application Number Title Priority Date Filing Date
GB35664A Expired GB1017314A (en) 1964-01-03 1964-01-03 Improvements in or relating to adders

Country Status (3)

Country Link
BE (1) BE657858A (jp)
GB (1) GB1017314A (jp)
NL (1) NL6500034A (jp)

Also Published As

Publication number Publication date
NL6500034A (jp) 1965-07-05
BE657858A (jp) 1965-07-05

Similar Documents

Publication Publication Date Title
GB1531919A (en) Arithmetic units
GB890323A (en) Improvements in or relating to electronic data processing apparatus
FR74027E (fr) Dispositif pour le transfert de données
GB1164010A (en) Carry or Borrow System for Arithmetic Computations
GB1183216A (en) Arithmetic Device
GB1017314A (en) Improvements in or relating to adders
GB963429A (en) Electronic binary parallel adder
GB1270909A (en) Decimal addition
GB977430A (en) Apparatus to generate an electrical binary representation of a number from a succession of electrical binary representations of decimal digits of the number
GB1274155A (en) Electronic system for use in calculators
GB1087455A (en) Computing system
GB948314A (en) Improvements in or relating to adding mechanism
GB934205A (en) Improvements in or relating to register stages
GB1218629A (en) An apparatus for converting a binary coded number into its binary coded decimal equivalent
SU491948A1 (ru) Арифметический блок
GB1088354A (en) Improvements in or relating to electronic adders
GB1151725A (en) Register controlling sytem.
SU572785A1 (ru) Суммирующее устройство дл сложени двух -разр дных чисел
SU544964A1 (ru) Арифметическое устройство
GB1143046A (en) Electronic calculator
SU568051A1 (ru) Устройство дл возведени в квадрат
SU148965A1 (ru) Арифметическое устройство цифрового дифференциального анализатора
SU666538A1 (ru) Преобразователь двоичного кода в двоично-дес тичный код
SU124203A1 (ru) Способ сложени двоично-кодированных чисел
SU997034A1 (ru) Устройство дл вычислени квадратного корн из суммы квадратов двух чисел