FR3103584B1 - Procédé de gestion du débogage d’un système sur puce formant par exemple un microcontrôleur, et système sur puce correspondant - Google Patents
Procédé de gestion du débogage d’un système sur puce formant par exemple un microcontrôleur, et système sur puce correspondant Download PDFInfo
- Publication number
- FR3103584B1 FR3103584B1 FR1913127A FR1913127A FR3103584B1 FR 3103584 B1 FR3103584 B1 FR 3103584B1 FR 1913127 A FR1913127 A FR 1913127A FR 1913127 A FR1913127 A FR 1913127A FR 3103584 B1 FR3103584 B1 FR 3103584B1
- Authority
- FR
- France
- Prior art keywords
- chip
- slave resources
- debugging
- several
- master devices
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0751—Error or fault detection not based on redundancy
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
- G06F15/7807—System on chip, i.e. computer system on a single chip; System in package, i.e. computer system on one or more chips in a single package
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/0721—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2247—Verification or detection of system hardware configuration
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/362—Software debugging
- G06F11/3648—Software debugging using additional hardware
- G06F11/3656—Software debugging using additional hardware using a specific debug interface
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/30—Authentication, i.e. establishing the identity or authorisation of security principals
- G06F21/44—Program or device authentication
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0016—Inter-integrated circuit (I2C)
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0038—System on Chip
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Quality & Reliability (AREA)
- Computer Security & Cryptography (AREA)
- Computing Systems (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Software Systems (AREA)
- Debugging And Monitoring (AREA)
- Storage Device Security (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
Système sur puce, comprenant plusieurs équipements maîtres comportant plusieurs microprocesseurs, plusieurs ressources esclaves, un circuit d’interconnexion (INTC) couplé entre les équipements maîtres et les ressources esclaves et capable de router des transactions entre des équipements maîtres et des ressources esclaves, et des moyens de traitement (MT) au moins configurés pour permettre à un utilisateur du système sur puce d’implémenter au sein du système sur puce (MCU) au moins un schéma de configuration (SCH) de ce système défini par un ensemble d’informations de configuration utilisé pour définir une assignation d’au moins un équipement maître à certaines au moins des ressources esclaves, et les moyens de traitement étant en outre configurés pour sélectionner l’un au moins des microprocesseurs et autoriser un outil de débogage externe (DBT) à accéder, en vue d’un débogage, uniquement aux ressources esclaves assignées audit au moins un microprocesseur sélectionné. Figure pour l’abrégé : Fig 1
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR1913127A FR3103584B1 (fr) | 2019-11-22 | 2019-11-22 | Procédé de gestion du débogage d’un système sur puce formant par exemple un microcontrôleur, et système sur puce correspondant |
US16/953,993 US11829188B2 (en) | 2019-11-22 | 2020-11-20 | Method for managing the debugging of a system on chip forming for example a microcontroller, and corresponding system on chip |
CN202011319002.9A CN112835845B (zh) | 2019-11-22 | 2020-11-23 | 用于管理形成例如微控制器的片上系统的调试的方法和对应片上系统 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR1913127 | 2019-11-22 | ||
FR1913127A FR3103584B1 (fr) | 2019-11-22 | 2019-11-22 | Procédé de gestion du débogage d’un système sur puce formant par exemple un microcontrôleur, et système sur puce correspondant |
Publications (2)
Publication Number | Publication Date |
---|---|
FR3103584A1 FR3103584A1 (fr) | 2021-05-28 |
FR3103584B1 true FR3103584B1 (fr) | 2023-05-05 |
Family
ID=70295216
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR1913127A Active FR3103584B1 (fr) | 2019-11-22 | 2019-11-22 | Procédé de gestion du débogage d’un système sur puce formant par exemple un microcontrôleur, et système sur puce correspondant |
Country Status (3)
Country | Link |
---|---|
US (1) | US11829188B2 (fr) |
CN (1) | CN112835845B (fr) |
FR (1) | FR3103584B1 (fr) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR3103585B1 (fr) | 2019-11-22 | 2023-04-14 | Stmicroelectronics Grand Ouest Sas | Procédé de gestion de la configuration d’accès à des périphériques et à leurs ressources associées d’un système sur puce formant par exemple un microcontrôleur, et système sur puce correspondant |
FR3103586B1 (fr) | 2019-11-22 | 2023-04-14 | St Microelectronics Alps Sas | Procédé de gestion du fonctionnement d’un système sur puce formant par exemple un microcontrôleur, et système sur puce correspondant |
CN115455397B (zh) * | 2022-10-28 | 2023-03-21 | 湖北芯擎科技有限公司 | 一种输入输出接口控制方法及系统 |
Family Cites Families (62)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5919255A (en) * | 1997-03-12 | 1999-07-06 | Texas Instruments Incorporated | Method and apparatus for processing an interrupt |
US6145041A (en) * | 1998-04-24 | 2000-11-07 | Alcatel Usa Sourcing, Lp | Remote multi-level control bus |
US6546496B1 (en) | 2000-02-16 | 2003-04-08 | 3Com Corporation | Network interface with power conservation using dynamic clock control |
US7139947B2 (en) * | 2000-12-22 | 2006-11-21 | Intel Corporation | Test access port |
US7228440B1 (en) * | 2002-02-13 | 2007-06-05 | Lsi Corporation | Scan and boundary scan disable mechanism on secure device |
US7421478B1 (en) * | 2002-03-07 | 2008-09-02 | Cisco Technology, Inc. | Method and apparatus for exchanging heartbeat messages and configuration information between nodes operating in a master-slave configuration |
US7010722B2 (en) * | 2002-09-27 | 2006-03-07 | Texas Instruments Incorporated | Embedded symmetric multiprocessor system debug |
US6829698B2 (en) * | 2002-10-10 | 2004-12-07 | International Business Machines Corporation | Method, apparatus and system for acquiring a global promotion facility utilizing a data-less transaction |
US20030108030A1 (en) | 2003-01-21 | 2003-06-12 | Henry Gao | System, method, and data structure for multimedia communications |
GB0301448D0 (en) | 2003-01-22 | 2003-02-19 | Falanx Microsystems As | Microprocessor systems |
US20040158784A1 (en) * | 2003-02-06 | 2004-08-12 | Transwitch Corporation | Microprocessor based self-diagnostic port |
US7039894B2 (en) * | 2003-04-28 | 2006-05-02 | International Business Machines Corporation | Method, system and program product for specifying and using dials having phased default values to configure a simulated or physical digital system |
US20050188248A1 (en) * | 2003-05-09 | 2005-08-25 | O'brien John | Scalable storage architecture |
US20050235281A1 (en) | 2004-04-19 | 2005-10-20 | Telefonaktiebolaget L M Ericsson (Publ) | Combined software installation package |
FR2880963B3 (fr) * | 2005-01-19 | 2007-04-20 | Atmel Corp | Points d'arrets logiciels destines a etre utilises avec des dispositifs a memoire |
US7542784B2 (en) | 2005-02-25 | 2009-06-02 | Kleer Semiconductor Corporation | High quality, low power, wireless audio system |
US7515831B2 (en) * | 2005-02-25 | 2009-04-07 | O2Micro International Ltd. | System and method for auto-configuring a telecommunication device with an embedded controller |
US20070116023A1 (en) | 2005-11-23 | 2007-05-24 | Broadcom Corporation | Method and apparatus for dynamically configuring a generic processing module |
US7554357B2 (en) | 2006-02-03 | 2009-06-30 | Lattice Semiconductor Corporation | Efficient configuration of daisy-chained programmable logic devices |
WO2008026431A1 (fr) | 2006-08-30 | 2008-03-06 | Konica Minolta Opto, Inc. | Appareil de fabrication d'un élément optique |
US7817470B2 (en) | 2006-11-27 | 2010-10-19 | Mosaid Technologies Incorporated | Non-volatile memory serial core architecture |
US8151118B2 (en) | 2007-01-29 | 2012-04-03 | Microsoft Corporation | Master-slave security devices |
JP2008206038A (ja) | 2007-02-22 | 2008-09-04 | Fujitsu Ltd | 分周回路 |
US8706914B2 (en) | 2007-04-23 | 2014-04-22 | David D. Duchesneau | Computing infrastructure |
US7870455B2 (en) * | 2007-12-12 | 2011-01-11 | Infineon Technologies Ag | System-on-chip with master/slave debug interface |
US8254355B2 (en) | 2008-09-17 | 2012-08-28 | Airhop Communications, Inc. | Method and apparatus for utilizing a second receiver to establish time and frequency |
US8234489B2 (en) * | 2009-07-15 | 2012-07-31 | Arm Limited | Set of system configuration registers having shadow register |
US20110016310A1 (en) | 2009-07-20 | 2011-01-20 | Infineon Technologies Ag | Secure serial interface with trusted platform module |
US8516551B2 (en) | 2010-07-28 | 2013-08-20 | Intel Corporation | Providing a multi-phase lockstep integrity reporting mechanism |
US8682639B2 (en) | 2010-09-21 | 2014-03-25 | Texas Instruments Incorporated | Dedicated memory window for emulation address |
US8789170B2 (en) * | 2010-09-24 | 2014-07-22 | Intel Corporation | Method for enforcing resource access control in computer systems |
US9065799B2 (en) | 2011-04-15 | 2015-06-23 | Lockheed Martin Corporation | Method and apparatus for cyber security |
KR101766835B1 (ko) | 2011-05-04 | 2017-08-09 | 에스프린팅솔루션 주식회사 | 화상형성장치 및 그 제어 방법 |
US8954721B2 (en) | 2011-12-08 | 2015-02-10 | International Business Machines Corporation | Multi-chip initialization using a parallel firmware boot process |
US11144630B2 (en) * | 2011-12-30 | 2021-10-12 | Bedrock Automation Platforms Inc. | Image capture devices for a secure industrial control system |
US8995272B2 (en) | 2012-01-26 | 2015-03-31 | Brocade Communication Systems, Inc. | Link aggregation in software-defined networks |
US20140006644A1 (en) * | 2012-06-28 | 2014-01-02 | Lsi Corporation | Address Remapping Using Interconnect Routing Identification Bits |
GB2500074B (en) * | 2012-07-09 | 2014-08-20 | Ultrasoc Technologies Ltd | Debug architecture |
US9091727B1 (en) | 2012-10-16 | 2015-07-28 | Xilinx, Inc. | Configuration and testing of multiple-die integrated circuits |
FR3003054B1 (fr) | 2013-03-06 | 2016-08-19 | Sagem Defense Securite | Procede et dispositif de filtrage de transactions pour systeme sur puce |
US10440080B2 (en) | 2013-10-18 | 2019-10-08 | Telefonaktiebolaget Lm Ericsson (Publ) | Software-defined media platform |
US9842043B2 (en) * | 2014-02-18 | 2017-12-12 | Hariprakash Agrawal | System and method to implement an electronic document based automated testing of a software application |
US9727679B2 (en) | 2014-12-20 | 2017-08-08 | Intel Corporation | System on chip configuration metadata |
US9430347B2 (en) * | 2014-12-23 | 2016-08-30 | Intel Corporation | Delayed authentication debug policy |
US10037280B2 (en) * | 2015-05-29 | 2018-07-31 | Qualcomm Incorporated | Speculative pre-fetch of translations for a memory management unit (MMU) |
US11088876B1 (en) | 2016-03-28 | 2021-08-10 | Marvell Asia Pte, Ltd. | Multi-chip module with configurable multi-mode serial link interfaces |
US9946674B2 (en) | 2016-04-28 | 2018-04-17 | Infineon Technologies Ag | Scalable multi-core system-on-chip architecture on multiple dice for high end microcontroller |
US10372883B2 (en) | 2016-06-24 | 2019-08-06 | Scripps Networks Interactive, Inc. | Satellite and central asset registry systems and methods and rights management systems |
US10063389B2 (en) * | 2016-07-07 | 2018-08-28 | Caterpillar Inc. | Identifying and configuring multiple smart devices on a CAN bus |
US11112418B1 (en) | 2016-07-29 | 2021-09-07 | Labrador Diagnostics Llc | Systems and methods for multi-analysis |
US10176131B1 (en) * | 2017-09-27 | 2019-01-08 | Xilinx, Inc. | Controlling exclusive access using supplemental transaction identifiers |
US10713062B2 (en) | 2017-12-07 | 2020-07-14 | Dell Products, L.P. | System and method for configuring an information handling system |
US10635622B2 (en) | 2018-04-03 | 2020-04-28 | Xilinx, Inc. | System-on-chip interface architecture |
TWI698752B (zh) | 2018-08-22 | 2020-07-11 | 新唐科技股份有限公司 | 積體電路、匯流排系統以及其控制方法 |
TWM571980U (zh) | 2018-09-19 | 2018-12-21 | 聚晶半導體股份有限公司 | 雙鏡頭模組 |
US11050570B1 (en) | 2018-11-21 | 2021-06-29 | Amazon Technologies, Inc. | Interface authenticator |
FR3093830B1 (fr) | 2019-03-11 | 2021-03-12 | St Microelectronics Rousset | Procédé de gestion d’accès à un bus partagé, et dispositif électronique correspondant |
US11144235B1 (en) | 2019-08-07 | 2021-10-12 | Xlnx, Inc. | System and method for evaluating memory system performance |
US11182110B1 (en) | 2019-08-21 | 2021-11-23 | Xilinx, Inc. | On-chip memory block circuit |
US11175839B1 (en) | 2019-10-22 | 2021-11-16 | Amazon Technologies, Inc. | Independently configurable remapping for interconnect access requests |
FR3103586B1 (fr) | 2019-11-22 | 2023-04-14 | St Microelectronics Alps Sas | Procédé de gestion du fonctionnement d’un système sur puce formant par exemple un microcontrôleur, et système sur puce correspondant |
FR3103585B1 (fr) | 2019-11-22 | 2023-04-14 | Stmicroelectronics Grand Ouest Sas | Procédé de gestion de la configuration d’accès à des périphériques et à leurs ressources associées d’un système sur puce formant par exemple un microcontrôleur, et système sur puce correspondant |
-
2019
- 2019-11-22 FR FR1913127A patent/FR3103584B1/fr active Active
-
2020
- 2020-11-20 US US16/953,993 patent/US11829188B2/en active Active
- 2020-11-23 CN CN202011319002.9A patent/CN112835845B/zh active Active
Also Published As
Publication number | Publication date |
---|---|
CN112835845A (zh) | 2021-05-25 |
FR3103584A1 (fr) | 2021-05-28 |
US20210157668A1 (en) | 2021-05-27 |
CN112835845B (zh) | 2024-07-19 |
US11829188B2 (en) | 2023-11-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
FR3103586B1 (fr) | Procédé de gestion du fonctionnement d’un système sur puce formant par exemple un microcontrôleur, et système sur puce correspondant | |
FR3103584B1 (fr) | Procédé de gestion du débogage d’un système sur puce formant par exemple un microcontrôleur, et système sur puce correspondant | |
PH12019502304A1 (en) | Method and device for writing service data in block chain system | |
GB0102116D0 (en) | A method system and apparatus for networking devices | |
DE602005004130D1 (de) | Verteilte Verkehrsanalyse | |
ATE369691T1 (de) | Intelligente integrierte netzwerksicherheitseinrichtung | |
BR112022004814A2 (pt) | Método de classificação de fluxo de dados e dispositivo relacionado | |
DE60011069D1 (de) | Behandlung einer anfrage nach informationen, die von einem dienstleisters angeboten werden | |
ATE475169T1 (de) | Automatischer übergang einer benutzerschnittstelle von einem programm zu einem anderen programm während dass erste noch verarbeitet | |
ATE12708T1 (de) | Verfahren und vorrichtung zum steuern von konflikten bei mehrfachzugriffen zum selben cache-speicher eines digitalen datenverarbeitungssystems mit zumindest zwei, je einen cache enthaltenden, prozessoren. | |
CN106383764B (zh) | 一种数据采集方法和设备 | |
FR3103585B1 (fr) | Procédé de gestion de la configuration d’accès à des périphériques et à leurs ressources associées d’un système sur puce formant par exemple un microcontrôleur, et système sur puce correspondant | |
US20150074108A1 (en) | Ending tuple processing in a stream-based computing application | |
WO2021036466A1 (fr) | Procédé et appareil de traitement d'un dispositif périphérique, support d'information et processeur | |
FR3097066B1 (fr) | Tokenisation dans un environnement dématérialisé | |
BR112022005742A2 (pt) | Método de configuração de recursos e aparelho, dispositivo e mídia de armazenamento. | |
WO2020088008A1 (fr) | Procédé et appareil de traitement d'informations de caractéristiques biologiques basés sur une chaîne de blocs et dispositif terminal | |
BRPI0406376A (pt) | Sistema e método para uma interface com o usuário que proporciona compartilhamento de recursos baseado em contato | |
JP6542887B2 (ja) | カテゴリディレクトリ決定方法及び装置、並びに自動分類方法及び装置 | |
DE3876249D1 (de) | Geraet zur analyse einer datenverarbeitungstransaktion. | |
FR3063365B1 (fr) | Systeme d'authentification a cle segmentee | |
US8954974B1 (en) | Adaptive lock list searching of waiting threads | |
FR2357006A1 (fr) | Systeme de traitement de donnees | |
BRPI0411311A (pt) | dispositivo de comunicação de credencial | |
EP0049521A3 (fr) | Système de traitement d'information |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PLFP | Fee payment |
Year of fee payment: 2 |
|
PLSC | Publication of the preliminary search report |
Effective date: 20210528 |
|
PLFP | Fee payment |
Year of fee payment: 3 |
|
PLFP | Fee payment |
Year of fee payment: 4 |
|
PLFP | Fee payment |
Year of fee payment: 5 |