FR3013474A1 - - Google Patents
Download PDFInfo
- Publication number
- FR3013474A1 FR3013474A1 FR1361179A FR1361179A FR3013474A1 FR 3013474 A1 FR3013474 A1 FR 3013474A1 FR 1361179 A FR1361179 A FR 1361179A FR 1361179 A FR1361179 A FR 1361179A FR 3013474 A1 FR3013474 A1 FR 3013474A1
- Authority
- FR
- France
- Prior art keywords
- base
- collector
- emitter voltage
- current density
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/36—Circuit design at the analogue level
- G06F30/367—Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/36—Circuit design at the analogue level
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2119/00—Details relating to the type or aim of the analysis or the optimisation
- G06F2119/06—Power analysis or power optimisation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Bipolar Transistors (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR1361179A FR3013474A1 (enExample) | 2013-11-15 | 2013-11-15 | |
| US14/541,627 US20150142410A1 (en) | 2013-11-15 | 2014-11-14 | Heterojunction bipolar transistor reliability simulation method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR1361179A FR3013474A1 (enExample) | 2013-11-15 | 2013-11-15 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| FR3013474A1 true FR3013474A1 (enExample) | 2015-05-22 |
Family
ID=50828966
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| FR1361179A Withdrawn FR3013474A1 (enExample) | 2013-11-15 | 2013-11-15 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US20150142410A1 (enExample) |
| FR (1) | FR3013474A1 (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107169160B (zh) * | 2017-04-12 | 2020-10-20 | 西安电子科技大学 | 一种异质结双极晶体管非电离能量损失的计算方法 |
Family Cites Families (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6102962A (en) * | 1997-09-05 | 2000-08-15 | Lsi Logic Corporation | Method for estimating quiescent current in integrated circuits |
| JP3786657B2 (ja) * | 2003-12-18 | 2006-06-14 | 株式会社半導体理工学研究センター | シミュレーション方法及びシミュレーション装置 |
| US7425871B2 (en) * | 2004-03-19 | 2008-09-16 | Regents Of The University Of California | Compensation units for reducing the effects of self-heating and increasing linear performance in bipolar transistors |
| US7238565B2 (en) * | 2004-12-08 | 2007-07-03 | International Business Machines Corporation | Methodology for recovery of hot carrier induced degradation in bipolar devices |
| FR2890239B1 (fr) * | 2005-08-31 | 2008-02-01 | St Microelectronics Crolles 2 | Compensation des derives electriques de transistors mos |
| US7849426B2 (en) * | 2007-10-31 | 2010-12-07 | International Business Machines Corporation | Mechanism for detection and compensation of NBTI induced threshold degradation |
| US7873921B2 (en) * | 2007-11-30 | 2011-01-18 | International Business Machines Corporation | Structure for a voltage detection circuit in an integrated circuit and method of generating a trigger flag signal |
| US8787850B2 (en) * | 2008-03-31 | 2014-07-22 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Compensating for non-linear capacitance effects in a power amplifier |
| US8219049B2 (en) * | 2008-03-31 | 2012-07-10 | Javelin Semiconductor, Inc. | Generating a process and temperature tracking bias voltage |
| US8020128B2 (en) * | 2009-06-29 | 2011-09-13 | International Business Machines Corporation | Scaling of bipolar transistors |
| US8916866B2 (en) * | 2010-11-03 | 2014-12-23 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
| US8549462B2 (en) * | 2011-08-23 | 2013-10-01 | International Business Machines Corporation | Thermal coupling determination and representation |
| US8890556B2 (en) * | 2011-10-26 | 2014-11-18 | International Business Machines Corporation | Real-time on-chip EM performance monitoring |
| US9064071B2 (en) * | 2011-11-29 | 2015-06-23 | International Business Machines Corporation | Usage-based temporal degradation estimation for memory elements |
| FR2988883A1 (fr) * | 2012-04-03 | 2013-10-04 | St Microelectronics Sa | Modele de simulation de thyristor |
| WO2013179076A1 (en) * | 2012-05-31 | 2013-12-05 | Freescale Semiconductor, Inc. | A simulation system and method for testing a simulation of a device against one or more violation rules |
| FR2994002A1 (fr) * | 2012-07-28 | 2014-01-31 | St Microelectronics Sa | Procede de determination d'un modele mathematique du comportement d'une diode a jonction pn et dispositif correspondant |
| FR3007577B1 (fr) * | 2013-06-19 | 2015-08-07 | Commissariat Energie Atomique | Transistors avec differents niveaux de tensions de seuil et absence de distorsions entre nmos et pmos |
-
2013
- 2013-11-15 FR FR1361179A patent/FR3013474A1/fr not_active Withdrawn
-
2014
- 2014-11-14 US US14/541,627 patent/US20150142410A1/en not_active Abandoned
Non-Patent Citations (2)
| Title |
|---|
| LEE ET AL: "The Safe Operating Area of GaAs-Based Heterojunction Bipolar Transistors", IEEE TRANSACTIONS ON ELECTRON DEVICES, IEEE SERVICE CENTER, PISACATAWAY, NJ, US, vol. 53, no. 11, November 2006 (2006-11-01), pages 2681 - 2688, XP011142512, ISSN: 0018-9383, DOI: 10.1109/TED.2006.884075 * |
| MATTHIAS RICKELT ET AL: "A Novel Transistor Model for Simulating Avalanche-Breakdown Effects in Si Bipolar Circuits", IEEE JOURNAL OF SOLID-STATE CIRCUITS, IEEE SERVICE CENTER, PISCATAWAY, NJ, USA, vol. 37, no. 9, September 2002 (2002-09-01), XP011065839, ISSN: 0018-9200 * |
Also Published As
| Publication number | Publication date |
|---|---|
| US20150142410A1 (en) | 2015-05-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN112588617B (zh) | 一种分等级筛选芯片的方法、装置及电子设备 | |
| Bouzidi et al. | Solar cells parameters evaluation considering the series and shunt resistance | |
| CA2943397C (fr) | Procede d'estimation du caractere normal ou non d'une valeur mesuree d'un parametre physique d'un moteur d'aeronef | |
| US11113181B2 (en) | Debugging a live streaming application | |
| TW201413444A (zh) | 測試裝置參數的系統、方法和電腦程式產品 | |
| CN112651210A (zh) | 芯片老化性能建模方法、装置、设备及存储介质 | |
| CN105657446B (zh) | 一种视频中贴片广告的检测方法和装置 | |
| FR2694094A1 (fr) | Système et procédé de test de semi-conducteurs, procédé de formation d'un modèle de câblage et circuit intégré à semi-conducteurs à tester. | |
| FR3013474A1 (enExample) | ||
| CN105302179A (zh) | 温度控制方法及温度控制系统 | |
| KR20230090815A (ko) | 딥러닝을 활용한 이미지 내 객체 제거 방법 및 이를 위한 연산장치 | |
| CN108051722A (zh) | 热载流子注入效应的寿命评估方法和系统 | |
| WO2021023478A1 (fr) | Procede et systeme de surveillance d'un reseau de cables, par analyse en composantes principales | |
| FR2994002A1 (fr) | Procede de determination d'un modele mathematique du comportement d'une diode a jonction pn et dispositif correspondant | |
| EP2350891A1 (fr) | Automatisation des procèdes d'identification pôle-zéro pour l'analyse de stabilité de circuits actifs microondes | |
| US8587383B2 (en) | Measuring bias temperature instability induced ring oscillator frequency degradation | |
| CN115442537B (zh) | 相机稳态控制方法及装置、相机控制设备和可读存储介质 | |
| WO2024239523A1 (zh) | 基准电压计算方法、电压测量方法和电源系统 | |
| CN114714969B (zh) | 一种充电剩余时间估算方法、装置、设备及存储介质 | |
| CN115017041A (zh) | 一种代码检测的方法及装置 | |
| JP5672783B2 (ja) | 測定装置、測定プログラムおよび測定方法 | |
| CN102541823B (zh) | 晶圆机台测试档案的比对装置以及比对方法 | |
| US9940430B2 (en) | Burn-in power performance optimization | |
| FR2965932A1 (fr) | Procede de caracterisation de defaut electrique affectant un circuit electronique, dispositif associe et support d'enregistrement d'informations. | |
| CN120446723A (zh) | 一种芯片测试方法、装置、电子设备及存储介质 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| ST | Notification of lapse |
Effective date: 20150731 |