FR2957549B1 - Procede de polissage d'un substrat comprenant du polysilicium et au moins un element choisi parmi l'oxyde de silicium et le nitrure de silicium - Google Patents

Procede de polissage d'un substrat comprenant du polysilicium et au moins un element choisi parmi l'oxyde de silicium et le nitrure de silicium

Info

Publication number
FR2957549B1
FR2957549B1 FR1152171A FR1152171A FR2957549B1 FR 2957549 B1 FR2957549 B1 FR 2957549B1 FR 1152171 A FR1152171 A FR 1152171A FR 1152171 A FR1152171 A FR 1152171A FR 2957549 B1 FR2957549 B1 FR 2957549B1
Authority
FR
France
Prior art keywords
polysilicium
polishing
substrate
element selected
silicon oxide
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
FR1152171A
Other languages
English (en)
Other versions
FR2957549A1 (fr
Inventor
Yi Guo
Zhendong Liu
Kancharla-Arun Kumar Reddy
Guangyun Zhang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rohm and Haas Electronic Materials CMP Holdings Inc
Rohm and Haas Electronic Materials LLC
Original Assignee
Rohm and Haas Electronic Materials CMP Holdings Inc
Rohm and Haas Electronic Materials LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rohm and Haas Electronic Materials CMP Holdings Inc, Rohm and Haas Electronic Materials LLC filed Critical Rohm and Haas Electronic Materials CMP Holdings Inc
Publication of FR2957549A1 publication Critical patent/FR2957549A1/fr
Application granted granted Critical
Publication of FR2957549B1 publication Critical patent/FR2957549B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/304—Mechanical treatment, e.g. grinding, polishing, cutting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/31051—Planarisation of the insulating layers
    • H01L21/31053—Planarisation of the insulating layers involving a dielectric removal step
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B24—GRINDING; POLISHING
    • B24B—MACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING; DRESSING OR CONDITIONING OF ABRADING SURFACES; FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS
    • B24B37/00—Lapping machines or devices; Accessories
    • B24B37/11—Lapping tools
    • B24B37/20—Lapping pads for working plane surfaces
    • B24B37/24—Lapping pads for working plane surfaces characterised by the composition or properties of the pad materials
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B24—GRINDING; POLISHING
    • B24D—TOOLS FOR GRINDING, BUFFING OR SHARPENING
    • B24D18/00—Manufacture of grinding tools or other grinding devices, e.g. wheels, not otherwise provided for
    • C—CHEMISTRY; METALLURGY
    • C09—DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09G—POLISHING COMPOSITIONS; SKI WAXES
    • C09G1/00—Polishing compositions
    • C09G1/02—Polishing compositions containing abrasives or grinding agents
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02041—Cleaning
    • H01L21/02057—Cleaning during device manufacture
    • H01L21/02068—Cleaning during device manufacture during, before or after processing of conductive layers, e.g. polysilicon or amorphous silicon layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/30625—With simultaneous mechanical treatment, e.g. mechanico-chemical polishing

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Organic Chemistry (AREA)
  • Mechanical Engineering (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
  • Finish Polishing, Edge Sharpening, And Grinding By Specific Grinding Devices (AREA)
FR1152171A 2010-03-16 2011-03-16 Procede de polissage d'un substrat comprenant du polysilicium et au moins un element choisi parmi l'oxyde de silicium et le nitrure de silicium Active FR2957549B1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US12/724,990 US8496843B2 (en) 2010-03-16 2010-03-16 Method of polishing a substrate comprising polysilicon and at least one of silicon oxide and silicon nitride

Publications (2)

Publication Number Publication Date
FR2957549A1 FR2957549A1 (fr) 2011-09-23
FR2957549B1 true FR2957549B1 (fr) 2015-08-21

Family

ID=44558417

Family Applications (1)

Application Number Title Priority Date Filing Date
FR1152171A Active FR2957549B1 (fr) 2010-03-16 2011-03-16 Procede de polissage d'un substrat comprenant du polysilicium et au moins un element choisi parmi l'oxyde de silicium et le nitrure de silicium

Country Status (7)

Country Link
US (1) US8496843B2 (fr)
JP (1) JP5957778B2 (fr)
KR (1) KR101672816B1 (fr)
CN (1) CN102201338B (fr)
DE (1) DE102011013979A1 (fr)
FR (1) FR2957549B1 (fr)
TW (1) TWI496878B (fr)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8491808B2 (en) * 2010-03-16 2013-07-23 Rohm And Haas Electronic Materials Cmp Holdings, Inc. Method of polishing a substrate comprising polysilicon, silicon oxide and silicon nitride
US8492277B2 (en) * 2010-03-16 2013-07-23 Rohm And Haas Electronic Materials Cmp Holdings, Inc Method of polishing a substrate comprising polysilicon and at least one of silicon oxide and silicon nitride
DE102010028461B4 (de) * 2010-04-30 2014-07-10 Globalfoundries Dresden Module One Limited Liability Company & Co. Kg Einebnung eines Materialsystems in einem Halbleiterbauelement unter Anwendung eines nicht-selektiven in-situ zubereiteten Schleifmittels
US8440094B1 (en) * 2011-10-27 2013-05-14 Rohm And Haas Electronic Materials Cmp Holdings, Inc. Method of polishing a substrate
JP7120846B2 (ja) * 2018-08-10 2022-08-17 株式会社フジミインコーポレーテッド 研磨用組成物及びその製造方法並びに研磨方法並びに基板の製造方法

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2115192A (en) * 1936-06-20 1938-04-26 Rohm & Haas Aryloxy polyalkylene ether sulphonates
US3457107A (en) * 1965-07-20 1969-07-22 Diversey Corp Method and composition for chemically polishing metals
US4091014A (en) * 1976-12-01 1978-05-23 Texaco Development Corporation Process for making ether sulfonates
US4283321A (en) 1979-10-03 1981-08-11 Gaf Corporation Alkyl aryl ethyleneoxy sulfonate surfactants for vinyl acetate polymerization
JPS5657802A (en) * 1979-10-03 1981-05-20 Gen Aniline & Film Corp Aqueous emulsion* surfactant and manufacture
KR100378180B1 (ko) * 2000-05-22 2003-03-29 삼성전자주식회사 화학기계적 연마 공정용 슬러리 및 이를 이용한 반도체소자의 제조방법
US6743683B2 (en) * 2001-12-04 2004-06-01 Intel Corporation Polysilicon opening polish
US7201647B2 (en) * 2002-06-07 2007-04-10 Praxair Technology, Inc. Subpad having robust, sealed edges
US7018560B2 (en) * 2003-08-05 2006-03-28 Rohm And Haas Electronic Materials Cmp Holdings, Inc. Composition for polishing semiconductor layers
US7247566B2 (en) * 2003-10-23 2007-07-24 Dupont Air Products Nanomaterials Llc CMP method for copper, tungsten, titanium, polysilicon, and other substrates using organosulfonic acids as oxidizers
KR100591719B1 (ko) * 2004-11-09 2006-06-22 삼성전자주식회사 에피텍셜 콘택 플러그 제조방법, 그 제조 방법을 이용한반도체 장치 제조 방법 및 그 제조 방법을 이용한 더블스택형 트랜지스터 제조 방법
US7790618B2 (en) 2004-12-22 2010-09-07 Rohm And Haas Electronic Materials Cmp Holdings, Inc. Selective slurry for chemical mechanical polishing
US20070077865A1 (en) 2005-10-04 2007-04-05 Cabot Microelectronics Corporation Method for controlling polysilicon removal
JP2008117807A (ja) * 2006-10-31 2008-05-22 Fujimi Inc 研磨用組成物及び研磨方法
JP5441362B2 (ja) * 2008-05-30 2014-03-12 富士フイルム株式会社 研磨液及び研磨方法
JP5467804B2 (ja) * 2008-07-11 2014-04-09 富士フイルム株式会社 窒化ケイ素用研磨液及び研磨方法
US8119529B2 (en) * 2009-04-29 2012-02-21 Rohm And Haas Electronic Materials Cmp Holdings, Inc. Method for chemical mechanical polishing a substrate
US8492277B2 (en) * 2010-03-16 2013-07-23 Rohm And Haas Electronic Materials Cmp Holdings, Inc Method of polishing a substrate comprising polysilicon and at least one of silicon oxide and silicon nitride
US8491808B2 (en) * 2010-03-16 2013-07-23 Rohm And Haas Electronic Materials Cmp Holdings, Inc. Method of polishing a substrate comprising polysilicon, silicon oxide and silicon nitride

Also Published As

Publication number Publication date
TW201144418A (en) 2011-12-16
DE102011013979A1 (de) 2014-02-13
TWI496878B (zh) 2015-08-21
CN102201338A (zh) 2011-09-28
US20110230050A1 (en) 2011-09-22
CN102201338B (zh) 2013-10-02
KR101672816B1 (ko) 2016-11-04
JP2011205097A (ja) 2011-10-13
FR2957549A1 (fr) 2011-09-23
KR20110104444A (ko) 2011-09-22
US8496843B2 (en) 2013-07-30
JP5957778B2 (ja) 2016-07-27

Similar Documents

Publication Publication Date Title
FR2957547B1 (fr) Procede de polissage d'un substrat comprenant du polysilicium et au moins un element choisi parmi l'oxyde de silicium et le nitrure de silicium
TWI347985B (en) Silicon single crystal wafer for igbt and method for manufacturing silicon single crystal wafer for igbt
EP2357671A4 (fr) Dispositif semi-conducteur à base de carbure de silicium et son procédé de fabrication
EP2031647A4 (fr) Procédé de fabrication d'une tranche de silicium et tranche de silicium fabriquée selon ce procédé
EP2950335B8 (fr) Fil de soudage d'un dispositif a semi-conducteur
EP2175480A4 (fr) Substrat semi-conducteur de nitrure iii et son procédé de nettoyage
EP2075847A4 (fr) Dispositif semi-conducteur en carbure de silicium et son procede de fabrication
FR2950481B1 (fr) Realisation d'un dispositif microelectronique comprenant des nano-fils de silicium et de germanium integres sur un meme substrat
FR2957549B1 (fr) Procede de polissage d'un substrat comprenant du polysilicium et au moins un element choisi parmi l'oxyde de silicium et le nitrure de silicium
EP2140480A4 (fr) Procede de fabrication d'un substrat soi et dispositif semi-conducteur
TWI373074B (en) Methods for forming a silicon oxide layer over a substrate
EP2144282A4 (fr) Procédé de liaison de tranches semi-conductrices et procédé de fabrication d'un dispositif semi-conducteur
EP2432000A4 (fr) Substrat en carbure de silicium, dispositif à semi-conducteurs et procédé de fabrication de substrat en carbure de silicium
GB0818662D0 (en) Method for manufacturing group 3-5 nitride semiconductor substrate
EP2412849A4 (fr) Plaquette de silicium et procédé de fabrication de cette dernière
EP2053635A4 (fr) Appareil de métallisation de galette
FR2949237B1 (fr) Procede de nettoyage de la surface d'un substrat de silicium
DE602006016409D1 (de) Polierkopf für einen halbleiterwafer, poliervorrichtung und polierverfahren
FR2944986B1 (fr) Procede de polissage mecano-chimique d'un substrat
TWI341001B (en) Bonding pad structure for optoelectronic device and fabrication method thereof
EP2036117A4 (fr) Procédé de fabrication de nanofils de silicium au moyen d'une pellicule mince à points quantiques de silicium
EP2226853A4 (fr) Element semi-conducteur au nitrure et son procede de fabrication
EP2299474A4 (fr) Tranche de silicium hybride et son procede de fabrication
EP2128088A4 (fr) Appareil et procédé de fabrication d'un substrat de silicium et substrat de silicium
EP1975990A4 (fr) Procédé de fabrication de tranche de monocristal de silicium

Legal Events

Date Code Title Description
PLFP Fee payment

Year of fee payment: 6

PLFP Fee payment

Year of fee payment: 7

PLFP Fee payment

Year of fee payment: 8

PLFP Fee payment

Year of fee payment: 10

PLFP Fee payment

Year of fee payment: 11

PLFP Fee payment

Year of fee payment: 12

PLFP Fee payment

Year of fee payment: 13