FR2727777B1 - Circuit multiplieur et circuit diviseur pour operandes numeriques - Google Patents
Circuit multiplieur et circuit diviseur pour operandes numeriquesInfo
- Publication number
- FR2727777B1 FR2727777B1 FR9600330A FR9600330A FR2727777B1 FR 2727777 B1 FR2727777 B1 FR 2727777B1 FR 9600330 A FR9600330 A FR 9600330A FR 9600330 A FR9600330 A FR 9600330A FR 2727777 B1 FR2727777 B1 FR 2727777B1
- Authority
- FR
- France
- Prior art keywords
- circuit
- multiplier
- divider
- digital operands
- operands
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/52—Multiplying; Dividing
- G06F7/523—Multiplying only
- G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
- G06F7/5306—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel with row wise addition of partial products
- G06F7/5312—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel with row wise addition of partial products using carry save adders
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/52—Multiplying; Dividing
- G06F7/535—Dividing only
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/499—Denomination or exception handling, e.g. rounding or overflow
- G06F7/49942—Significance control
- G06F7/49947—Rounding
- G06F7/49963—Rounding to nearest
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/52—Multiplying; Dividing
- G06F7/523—Multiplying only
- G06F7/533—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even
- G06F7/5334—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product
- G06F7/5336—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product overlapped, i.e. with successive bitgroups sharing one or more bits being recoded into signed digit representation, e.g. using the Modified Booth Algorithm
- G06F7/5338—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product overlapped, i.e. with successive bitgroups sharing one or more bits being recoded into signed digit representation, e.g. using the Modified Booth Algorithm each bitgroup having two new bits, e.g. 2nd order MBA
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Complex Calculations (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP06183293A JP3276444B2 (ja) | 1993-03-22 | 1993-03-22 | 除算回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2727777A1 FR2727777A1 (fr) | 1996-06-07 |
FR2727777B1 true FR2727777B1 (fr) | 1997-06-13 |
Family
ID=13182470
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR9403346A Expired - Fee Related FR2703166B1 (fr) | 1993-03-22 | 1994-03-22 | Circuit multiplieur et circuit diviseur pour opérandes numériques. |
FR9600330A Expired - Fee Related FR2727777B1 (fr) | 1993-03-22 | 1996-01-12 | Circuit multiplieur et circuit diviseur pour operandes numeriques |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR9403346A Expired - Fee Related FR2703166B1 (fr) | 1993-03-22 | 1994-03-22 | Circuit multiplieur et circuit diviseur pour opérandes numériques. |
Country Status (5)
Country | Link |
---|---|
US (2) | US5444647A (fr) |
JP (1) | JP3276444B2 (fr) |
CA (1) | CA2119283C (fr) |
DE (1) | DE4409834C2 (fr) |
FR (2) | FR2703166B1 (fr) |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR0175974B1 (ko) * | 1995-07-04 | 1999-05-15 | 김은영 | 파이프라인 구조에 근거한 곱셈/나눗셈 공유 처리기 구조 |
US5726927A (en) * | 1995-09-11 | 1998-03-10 | Digital Equipment Corporation | Multiply pipe round adder |
US5729485A (en) * | 1995-09-11 | 1998-03-17 | Digital Equipment Corporation | Fast determination of carry inputs from lower order product for radix-8 odd/even multiplier array |
JP3652447B2 (ja) * | 1996-07-24 | 2005-05-25 | 株式会社ルネサステクノロジ | ツリー回路 |
JPH10133856A (ja) * | 1996-10-31 | 1998-05-22 | Nec Corp | 丸め機能付き乗算方法及び乗算器 |
JP3019796B2 (ja) * | 1997-01-10 | 2000-03-13 | 日本電気株式会社 | 乗算器 |
US6434587B1 (en) | 1999-06-14 | 2002-08-13 | Intel Corporation | Fast 16-B early termination implementation for 32-B multiply-accumulate unit |
DE10201449C1 (de) | 2002-01-16 | 2003-08-14 | Infineon Technologies Ag | Rechenwerk, Verfahren zum Ausführen einer Operation mit einem verschlüsselten Operanden, Carry-Select-Addierer und Kryptographieprozessor |
DE10201442C1 (de) * | 2002-01-16 | 2003-07-31 | Infineon Technologies Ag | Vorrichtung und Verfahren zum Multiplizieren oder Dividieren eines ersten Operanden mit bzw. durch einen zweiten Operanden |
US7769797B2 (en) | 2004-01-20 | 2010-08-03 | Samsung Electronics Co., Ltd. | Apparatus and method of multiplication using a plurality of identical partial multiplication modules |
US8442217B2 (en) * | 2008-11-17 | 2013-05-14 | Intel Corporation | Method of implementing one way hash functions and apparatus therefor |
US8615540B2 (en) * | 2009-07-24 | 2013-12-24 | Honeywell International Inc. | Arithmetic logic unit for use within a flight control system |
US9262123B2 (en) * | 2013-07-31 | 2016-02-16 | Arm Limited | Data processing apparatus and method for performing a narrowing-and-rounding arithmetic operation |
CN113630236A (zh) * | 2021-07-21 | 2021-11-09 | 浪潮电子信息产业股份有限公司 | 一种sm3的数据加密方法及相关装置 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3623012A (en) * | 1969-06-30 | 1971-11-23 | Ibm | Accounting system with program by example facilities |
US3803393A (en) * | 1969-07-01 | 1974-04-09 | Nasa | Asynchronous binary array divider |
US3885141A (en) * | 1974-02-06 | 1975-05-20 | Bell Telephone Labor Inc | Modular pipeline multiplier to generate a rounded product |
US4153938A (en) * | 1977-08-18 | 1979-05-08 | Monolithic Memories Inc. | High speed combinatorial digital multiplier |
JPS5938850A (ja) * | 1982-08-27 | 1984-03-02 | Toshiba Corp | 割算回路 |
US4648058A (en) * | 1984-04-03 | 1987-03-03 | Trw Inc. | Look-ahead rounding circuit |
JP2585649B2 (ja) * | 1987-11-30 | 1997-02-26 | インデータシステムズ株式会社 | 除算回路 |
JP2672956B2 (ja) * | 1988-01-25 | 1997-11-05 | 沖電気工業株式会社 | 並列乗算器 |
JPH0776914B2 (ja) * | 1988-10-18 | 1995-08-16 | 三菱電機株式会社 | 乗算回路 |
-
1993
- 1993-03-22 JP JP06183293A patent/JP3276444B2/ja not_active Expired - Fee Related
-
1994
- 1994-03-15 US US08/212,926 patent/US5444647A/en not_active Expired - Lifetime
- 1994-03-17 CA CA002119283A patent/CA2119283C/fr not_active Expired - Fee Related
- 1994-03-22 FR FR9403346A patent/FR2703166B1/fr not_active Expired - Fee Related
- 1994-03-22 DE DE4409834A patent/DE4409834C2/de not_active Expired - Fee Related
-
1995
- 1995-05-03 US US08/433,013 patent/US5619440A/en not_active Expired - Fee Related
-
1996
- 1996-01-12 FR FR9600330A patent/FR2727777B1/fr not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
DE4409834C2 (de) | 1998-09-10 |
JP3276444B2 (ja) | 2002-04-22 |
US5619440A (en) | 1997-04-08 |
JPH06274317A (ja) | 1994-09-30 |
CA2119283A1 (fr) | 1994-09-23 |
FR2703166A1 (fr) | 1994-09-30 |
US5444647A (en) | 1995-08-22 |
FR2727777A1 (fr) | 1996-06-07 |
CA2119283C (fr) | 1998-06-30 |
FR2703166B1 (fr) | 1997-06-13 |
DE4409834A1 (de) | 1994-09-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
FR2727777B1 (fr) | Circuit multiplieur et circuit diviseur pour operandes numeriques | |
DE69209873D1 (de) | Multiplizierschaltung | |
GB9419072D0 (en) | Digital arithmetic circuit | |
DE69331949D1 (de) | Elektronisches bauelement | |
DE59407606D1 (de) | Elektronische zählerschaltung | |
DE69221399D1 (de) | Frequenzvervielfacher | |
GB8928991D0 (en) | Electronic film editing | |
GB9421155D0 (en) | Circuit arrangement for frequency multiplication | |
DE69423694D1 (de) | Volladdiererschaltung | |
AU111178S (en) | An electronic computer | |
DE69327704D1 (de) | Elektronisches Notizbuch | |
DE69611768D1 (de) | Multiplizierschaltung | |
DE69231911D1 (de) | Digitale Multipliziererschaltung | |
DE69127610D1 (de) | Multiplikationsvorrichtung | |
DE69701344D1 (de) | Multiplizier- und Addierschaltung | |
KR930007687U (ko) | 주파수 체배기 회로 | |
DE69516624D1 (de) | Multiplikationsschaltung | |
KR940025662U (ko) | 디지틀 필터회로 | |
KR950019904U (ko) | 전자식 다기능 전자렌지 | |
KR950020603U (ko) | 엔피티엘 전가산기 응용회로 | |
KR950007211U (ko) | 전자제품의 백커버 | |
KR940019776U (ko) | 디지탈 인버터 회로 | |
GB9705249D0 (en) | Digital arithmetic circuit | |
DE69212460D1 (de) | Digitaler Multiplizierer mit diagonaler Fortpflanzung | |
KR950020565U (ko) | 클럭입력회로 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ST | Notification of lapse |
Effective date: 20081125 |