FR2701599B1 - Procédé de croissance d'un semiconducteur composite. - Google Patents

Procédé de croissance d'un semiconducteur composite.

Info

Publication number
FR2701599B1
FR2701599B1 FR9310909A FR9310909A FR2701599B1 FR 2701599 B1 FR2701599 B1 FR 2701599B1 FR 9310909 A FR9310909 A FR 9310909A FR 9310909 A FR9310909 A FR 9310909A FR 2701599 B1 FR2701599 B1 FR 2701599B1
Authority
FR
France
Prior art keywords
growing
composite semiconductor
composite
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
FR9310909A
Other languages
English (en)
Other versions
FR2701599A1 (fr
Inventor
Tatsuya Ohori
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of FR2701599A1 publication Critical patent/FR2701599A1/fr
Application granted granted Critical
Publication of FR2701599B1 publication Critical patent/FR2701599B1/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02656—Special treatments
    • H01L21/02658—Pretreatments
    • H01L21/02661—In-situ cleaning
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/0237—Materials
    • H01L21/02373—Group 14 semiconducting materials
    • H01L21/02381—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H01L21/02455—Group 13/15 materials
    • H01L21/02463—Arsenides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02494—Structure
    • H01L21/02513—Microstructure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02538—Group 13/15 materials
    • H01L21/02546—Arsenides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02612—Formation types
    • H01L21/02617—Deposition types
    • H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02612—Formation types
    • H01L21/02617—Deposition types
    • H01L21/02631—Physical deposition at reduced pressure, e.g. MBE, sputtering, evaporation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02656—Special treatments
    • H01L21/02658—Pretreatments
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/933—Germanium or silicon or Ge-Si on III-V

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Materials Engineering (AREA)
FR9310909A 1993-02-16 1993-09-14 Procédé de croissance d'un semiconducteur composite. Expired - Fee Related FR2701599B1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP05050026A JP3093904B2 (ja) 1993-02-16 1993-02-16 化合物半導体結晶の成長方法

Publications (2)

Publication Number Publication Date
FR2701599A1 FR2701599A1 (fr) 1994-08-19
FR2701599B1 true FR2701599B1 (fr) 1995-05-12

Family

ID=12847496

Family Applications (1)

Application Number Title Priority Date Filing Date
FR9310909A Expired - Fee Related FR2701599B1 (fr) 1993-02-16 1993-09-14 Procédé de croissance d'un semiconducteur composite.

Country Status (3)

Country Link
US (1) US5399522A (fr)
JP (1) JP3093904B2 (fr)
FR (1) FR2701599B1 (fr)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6649480B2 (en) 2000-12-04 2003-11-18 Amberwave Systems Corporation Method of fabricating CMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETs
US6703144B2 (en) 2000-01-20 2004-03-09 Amberwave Systems Corporation Heterointegration of materials using deposition and bonding
US6703688B1 (en) 2001-03-02 2004-03-09 Amberwave Systems Corporation Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits
US6723661B2 (en) 2001-03-02 2004-04-20 Amberwave Systems Corporation Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits
US6724008B2 (en) 2001-03-02 2004-04-20 Amberwave Systems Corporation Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits
US7709828B2 (en) 2001-09-24 2010-05-04 Taiwan Semiconductor Manufacturing Company, Ltd. RF circuits including transistors having strained material layers
US7776697B2 (en) 2001-09-21 2010-08-17 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor structures employing strained material layers with defined impurity gradients and methods for fabricating same
US7838392B2 (en) 2002-06-07 2010-11-23 Taiwan Semiconductor Manufacturing Company, Ltd. Methods for forming III-V semiconductor device structures
US8129821B2 (en) 2002-06-25 2012-03-06 Taiwan Semiconductor Manufacturing Co., Ltd. Reacted conductive gate electrodes
US8748292B2 (en) 2002-06-07 2014-06-10 Taiwan Semiconductor Manufacturing Company, Ltd. Methods of forming strained-semiconductor-on-insulator device structures
US8822282B2 (en) 2001-03-02 2014-09-02 Taiwan Semiconductor Manufacturing Company, Ltd. Methods of fabricating contact regions for FET incorporating SiGe

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0720243A3 (fr) * 1994-12-27 1998-07-01 Fujitsu Limited Procédé de fabrication de dispositif à semi-conducteur composé et dispositif optique à semi-conducteur
US6188090B1 (en) * 1995-08-31 2001-02-13 Fujitsu Limited Semiconductor device having a heteroepitaxial substrate
ATE283549T1 (de) * 1997-06-24 2004-12-15 Massachusetts Inst Technology Kontrolle der verspannungsdichte durch verwendung von gradientenschichten und durch planarisierung
US7227176B2 (en) 1998-04-10 2007-06-05 Massachusetts Institute Of Technology Etch stop layer system
JP2003520444A (ja) * 2000-01-20 2003-07-02 アンバーウェーブ システムズ コーポレイション 高温成長を不要とする低貫通転位密度格子不整合エピ層
US6573126B2 (en) * 2000-08-16 2003-06-03 Massachusetts Institute Of Technology Process for producing semiconductor article using graded epitaxial growth
US20020100942A1 (en) * 2000-12-04 2002-08-01 Fitzgerald Eugene A. CMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETs
US6940089B2 (en) 2001-04-04 2005-09-06 Massachusetts Institute Of Technology Semiconductor device structure
WO2003079415A2 (fr) 2002-03-14 2003-09-25 Amberwave Systems Corporation Procedes de fabrication de couches contraintes sur des substrats semiconducteurs
US7335545B2 (en) * 2002-06-07 2008-02-26 Amberwave Systems Corporation Control of strain in device layers by prevention of relaxation
US7615829B2 (en) * 2002-06-07 2009-11-10 Amberwave Systems Corporation Elevated source and drain elements for strained-channel heterojuntion field-effect transistors
US7307273B2 (en) * 2002-06-07 2007-12-11 Amberwave Systems Corporation Control of strain in device layers by selective relaxation
US7074623B2 (en) * 2002-06-07 2006-07-11 Amberwave Systems Corporation Methods of forming strained-semiconductor-on-insulator finFET device structures
US6946371B2 (en) * 2002-06-10 2005-09-20 Amberwave Systems Corporation Methods of fabricating semiconductor structures having epitaxially grown source and drain elements
WO2004019391A2 (fr) 2002-08-23 2004-03-04 Amberwave Systems Corporation Heterostructures semi-conductrices possedant des empilements de dislocations reduits et procedes associes
US7594967B2 (en) * 2002-08-30 2009-09-29 Amberwave Systems Corporation Reduction of dislocation pile-up formation during relaxed lattice-mismatched epitaxy
EP1588406B1 (fr) 2003-01-27 2019-07-10 Taiwan Semiconductor Manufacturing Company, Ltd. Structures a semi-conducteur a homogeneite structurelle
EP1602125B1 (fr) * 2003-03-07 2019-06-26 Taiwan Semiconductor Manufacturing Company, Ltd. Procede d'isolation par tranchee peu profonde
US7393733B2 (en) * 2004-12-01 2008-07-01 Amberwave Systems Corporation Methods of forming hybrid fin field-effect transistor structures
US20060113603A1 (en) * 2004-12-01 2006-06-01 Amberwave Systems Corporation Hybrid semiconductor-on-insulator structures and related methods
US7795605B2 (en) * 2007-06-29 2010-09-14 International Business Machines Corporation Phase change material based temperature sensor
US8399580B2 (en) 2010-08-11 2013-03-19 Chevron Philips Chemical Company Lp Additives to chromium catalyst mix tank
GB201213673D0 (en) 2012-08-01 2012-09-12 Ucl Business Plc Semiconductor device and fabrication method
US9640622B2 (en) * 2013-06-28 2017-05-02 Intel Corporation Selective epitaxially grown III-V materials based devices
CN114914296B (zh) * 2022-07-19 2022-09-16 江西兆驰半导体有限公司 一种外延片、外延片制备方法及高电子迁移率晶体管

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4008106A (en) * 1975-11-13 1977-02-15 The United States Of America As Represented By The Secretary Of The Army Method of fabricating III-V photocathodes
US4174422A (en) * 1977-12-30 1979-11-13 International Business Machines Corporation Growing epitaxial films when the misfit between film and substrate is large
JPS5987814A (ja) * 1982-11-12 1984-05-21 Hitachi Ltd ３−ｖ族化合物半導体の製造方法
US4910167A (en) * 1987-11-13 1990-03-20 Kopin Corporation III-V Semiconductor growth initiation on silicon using TMG and TEG
JPH01207920A (ja) * 1988-02-16 1989-08-21 Oki Electric Ind Co Ltd ＩｎＰ半導体薄膜の製造方法
JP2848404B2 (ja) * 1989-08-17 1999-01-20 富士通株式会社 ▲ｉｉｉ▼―▲ｖ▼族化合物半導体層の形成方法

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6703144B2 (en) 2000-01-20 2004-03-09 Amberwave Systems Corporation Heterointegration of materials using deposition and bonding
US6649480B2 (en) 2000-12-04 2003-11-18 Amberwave Systems Corporation Method of fabricating CMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETs
US6703688B1 (en) 2001-03-02 2004-03-09 Amberwave Systems Corporation Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits
US6723661B2 (en) 2001-03-02 2004-04-20 Amberwave Systems Corporation Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits
US6724008B2 (en) 2001-03-02 2004-04-20 Amberwave Systems Corporation Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits
US8822282B2 (en) 2001-03-02 2014-09-02 Taiwan Semiconductor Manufacturing Company, Ltd. Methods of fabricating contact regions for FET incorporating SiGe
US7776697B2 (en) 2001-09-21 2010-08-17 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor structures employing strained material layers with defined impurity gradients and methods for fabricating same
US7846802B2 (en) 2001-09-21 2010-12-07 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor structures employing strained material layers with defined impurity gradients and methods for fabricating same
US7884353B2 (en) 2001-09-21 2011-02-08 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor structures employing strained material layers with defined impurity gradients and methods for fabricating same
US7709828B2 (en) 2001-09-24 2010-05-04 Taiwan Semiconductor Manufacturing Company, Ltd. RF circuits including transistors having strained material layers
US7838392B2 (en) 2002-06-07 2010-11-23 Taiwan Semiconductor Manufacturing Company, Ltd. Methods for forming III-V semiconductor device structures
US8748292B2 (en) 2002-06-07 2014-06-10 Taiwan Semiconductor Manufacturing Company, Ltd. Methods of forming strained-semiconductor-on-insulator device structures
US8129821B2 (en) 2002-06-25 2012-03-06 Taiwan Semiconductor Manufacturing Co., Ltd. Reacted conductive gate electrodes

Also Published As

Publication number Publication date
FR2701599A1 (fr) 1994-08-19
JP3093904B2 (ja) 2000-10-03
JPH06244112A (ja) 1994-09-02
US5399522A (en) 1995-03-21

Similar Documents

Publication Publication Date Title
FR2701599B1 (fr) Procédé de croissance d'un semiconducteur composite.
FR2709020B1 (fr) Procédé d'interconnexion de pastilles semi-conductrices en trois dimensions, et composant en résultant.
FR2708402B1 (fr) Procédé de contrôle d'accès à un système de radiotéléphonie.
FR2695369B1 (fr) Procédé pour la régulation de la stabilité d'un véhicule.
EP0635882A3 (fr) Méthode de fabrication d'un MOSFET vertical dans du carbone de silicium.
NO302292B1 (no) Forbedret fremgangsmåte for fremstilling av en lineær glukamidsurfaktant
EP0456485A3 (en) A semiconductor laser device, and a method for producing a compound semiconductor device including the semiconductor laser device
DZ1612A1 (fr) Procédé pour l'activation d'un catalyseur fisher-tropsh.
EP0634428A3 (fr) Procédé de préparation de polymères.
FR2696969B1 (fr) Procédé d'étalonnage d'un robot.
FR2705666B1 (fr) Procédé de préparation d'une cétone cyclique.
FR2705043B1 (fr) Procédé de fabrication d'un châssis.
FR2682320B1 (fr) Procede de fabrication d'un manchon d'etiquetage et manchon obtenu selon ce procede.
FR2704320B1 (fr) Procédé pour la vérification d'un étage terminal.
FR2710553B1 (fr) Procédé de réalisation d'un composite actif.
FR2710831B3 (fr) Procédé d'orthodontie par dissociation géométrique.
FR2701584B1 (fr) Procédé de création d'une famille d'unités de communication autonome.
FR2701647B3 (fr) Procédé d'exploitation d'un lave-vaisselle ménager.
FR2701033B1 (fr) Procédé de fabrication d'un matériau thermoplastique hybrido comprenant des macromolécules végétales.
FR2702328B1 (fr) Dispositif de production d'un plasma.
FR2693839B1 (fr) Procédé de réalisation d'un transistor bipolaire.
FR2693840B1 (fr) Procédé de réalisation d'un transistor bipolaire.
EP0594340A3 (en) Method for forming a bipolar transistor
FR2706166B1 (fr) Procédé d'extraction d'artémisinine.
FR2705695B1 (fr) Procédé d'hétéroépitaxie en phase liquide.

Legal Events

Date Code Title Description
ST Notification of lapse
ST Notification of lapse