FR2694139B1 - Substrat d'interconnexion pour composants électroniques et son procédé de fabrication. - Google Patents

Substrat d'interconnexion pour composants électroniques et son procédé de fabrication.

Info

Publication number
FR2694139B1
FR2694139B1 FR9208983A FR9208983A FR2694139B1 FR 2694139 B1 FR2694139 B1 FR 2694139B1 FR 9208983 A FR9208983 A FR 9208983A FR 9208983 A FR9208983 A FR 9208983A FR 2694139 B1 FR2694139 B1 FR 2694139B1
Authority
FR
France
Prior art keywords
manufacturing process
electronic components
interconnection substrate
interconnection
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
FR9208983A
Other languages
English (en)
Other versions
FR2694139A1 (fr
Inventor
Albert Barre
Guy Papin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Airbus Group SAS
Original Assignee
Airbus Group SAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Airbus Group SAS filed Critical Airbus Group SAS
Priority to FR9208983A priority Critical patent/FR2694139B1/fr
Publication of FR2694139A1 publication Critical patent/FR2694139A1/fr
Application granted granted Critical
Publication of FR2694139B1 publication Critical patent/FR2694139B1/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/03—Use of materials for the substrate
    • H05K1/05—Insulated conductive substrates, e.g. insulated metal substrate
    • H05K1/056—Insulated conductive substrates, e.g. insulated metal substrate the metal substrate being covered by an organic insulating layer
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/03—Use of materials for the substrate
    • H05K1/0313—Organic insulating material
    • H05K1/0353—Organic insulating material consisting of two or more materials, e.g. two or more polymers, polymer + filler, + reinforcement
    • H05K1/0366—Organic insulating material consisting of two or more materials, e.g. two or more polymers, polymer + filler, + reinforcement reinforced, e.g. by fibres, fabrics
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4641—Manufacturing multilayer circuits by laminating two or more circuit boards having integrally laminated metal sheets or special power cores
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • H05K1/0203—Cooling of mounted components
    • H05K1/0204—Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate
    • H05K1/0206—Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate by printed thermal vias
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • H05K1/0203—Cooling of mounted components
    • H05K1/0207—Cooling of mounted components using internal conductor planes parallel to the surface for thermal conduction, e.g. power planes
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/032—Materials
    • H05K2201/0323—Carbon
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/095—Conductive through-holes or vias
    • H05K2201/09509—Blind vias, i.e. vias having one side closed
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/095—Conductive through-holes or vias
    • H05K2201/09509—Blind vias, i.e. vias having one side closed
    • H05K2201/09518—Deep blind vias, i.e. blind vias connecting the surface circuit to circuit layers deeper than the first buried circuit layer
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/095—Conductive through-holes or vias
    • H05K2201/09536—Buried plated through-holes, i.e. plated through-holes formed in a core before lamination
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/42—Plated through-holes or plated via connections
    • H05K3/429—Plated through-holes specially for multilayer circuits, e.g. having connections to inner circuit layers
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4623—Manufacturing multilayer circuits by laminating two or more circuit boards the circuit boards having internal via connections between two or more circuit layers before lamination, e.g. double-sided circuit boards

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Insulated Metal Substrates For Printed Circuits (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
FR9208983A 1992-07-21 1992-07-21 Substrat d'interconnexion pour composants électroniques et son procédé de fabrication. Expired - Fee Related FR2694139B1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
FR9208983A FR2694139B1 (fr) 1992-07-21 1992-07-21 Substrat d'interconnexion pour composants électroniques et son procédé de fabrication.

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR9208983A FR2694139B1 (fr) 1992-07-21 1992-07-21 Substrat d'interconnexion pour composants électroniques et son procédé de fabrication.

Publications (2)

Publication Number Publication Date
FR2694139A1 FR2694139A1 (fr) 1994-01-28
FR2694139B1 true FR2694139B1 (fr) 1994-10-14

Family

ID=9432096

Family Applications (1)

Application Number Title Priority Date Filing Date
FR9208983A Expired - Fee Related FR2694139B1 (fr) 1992-07-21 1992-07-21 Substrat d'interconnexion pour composants électroniques et son procédé de fabrication.

Country Status (1)

Country Link
FR (1) FR2694139B1 (fr)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3487524B2 (ja) * 1994-12-20 2004-01-19 株式会社ルネサステクノロジ 半導体装置及びその製造方法
DE19827089A1 (de) * 1998-06-18 2000-01-05 Diehl Stiftung & Co Multilayer-Schaltungsaufbau mit beidseitiger SMD-Bestückung
US6613413B1 (en) * 1999-04-26 2003-09-02 International Business Machines Corporation Porous power and ground planes for reduced PCB delamination and better reliability
US6340796B1 (en) * 1999-06-02 2002-01-22 Northrop Grumman Corporation Printed wiring board structure with integral metal matrix composite core
US6207904B1 (en) * 1999-06-02 2001-03-27 Northrop Grumman Corporation Printed wiring board structure having continuous graphite fibers
DE60035855D1 (de) * 1999-09-06 2007-09-20 Suzuki Sogyo Kk Substrat einer schaltungsplatine

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4318954A (en) * 1981-02-09 1982-03-09 Boeing Aerospace Company Printed wiring board substrates for ceramic chip carriers
FR2543394B1 (fr) * 1983-03-22 1986-04-25 Thomson Csf Carte imprimee a bas coefficient de dilatation et a conduction thermique elevee
JPS62251136A (ja) * 1986-04-25 1987-10-31 三菱樹脂株式会社 金属複合積層板
DE3826522A1 (de) * 1988-08-04 1990-02-08 Teldix Gmbh Leiterplatte
DE69015878T2 (de) * 1989-04-17 1995-07-13 Ibm Mehrschichtleiterplattenstruktur.

Also Published As

Publication number Publication date
FR2694139A1 (fr) 1994-01-28

Similar Documents

Publication Publication Date Title
FR2709020B1 (fr) Procédé d'interconnexion de pastilles semi-conductrices en trois dimensions, et composant en résultant.
FR2733386B1 (fr) Micro-refroidisseur pour composants electroniques et son procede de fabrication
EP0553859A3 (en) Semiconductor substrate and process for producing the same
DE69333619D1 (de) Herstellungsverfahren für Halbleitersubstrate
EP0553855A3 (en) Semiconductor device substrate and process for producing the same
FR2709207B1 (fr) Procédé de métallisation d'un circuit intégré.
EP0553860A3 (en) Semiconductor substrate and process for preparing the same
EP0553857A3 (en) Semiconductor substrate and process for preparing the same
DE69627252T2 (de) Halbleitersubstrat und Herstellungsverfahren
FR2713016B1 (fr) Dispositif semiconducteur à haute intégration et procédé pour la fabrication de celui-ci.
DE69434049D1 (de) Keramisches Substrat und Verfahren zu dessen Herstellung
EP0608566A3 (fr) Substrat pour monter des composants optiques et son procédé de production.
DE69605867D1 (de) Verfahren zur Herstellung von Halbleiterscheiben mit spiegelglatter Oberfläche
SG64393A1 (en) Semiconductor substrate and process for production thereof
FR2661516B1 (fr) Composant d'optique integree et procede de fabrication.
EP0559986A3 (en) Method for producing semiconductor wafer and substrate used for producing the semiconductor
FR2697852B1 (fr) Procédé de formation d'un revêtement céramique sur un substrat en présence d'ozone.
FR2700041B1 (fr) Procédé de fabrication d'un substrat pour carte à circuit intégré.
DE69118941D1 (de) Zusammengesetztes Halbleitersubstrat und Verfahren zu seiner Herstellung
FR2720856B1 (fr) Electrode de cablage pour dispositif à semi-conducteur et son procédé de fabrication.
EP0475259A3 (en) Semiconductor element manufacturing process
FR2696871B1 (fr) Procédé d'interconnexion 3D de boîtiers de composants électroniques, et composants 3D en résultant.
FR2696279B1 (fr) Procédé pour permettre le montage d'une puce sur un substrat et puce préparée selon le procédé.
EP0482812A3 (en) Method for manufacturing semiconductor-mounting heat-radiative substrates and semiconductor package using the same
FR2694139B1 (fr) Substrat d'interconnexion pour composants électroniques et son procédé de fabrication.

Legal Events

Date Code Title Description
CD Change of name or company name
TP Transmission of property
ST Notification of lapse