FR2617637B1 - METHOD FOR CONTROLLING THE CONDUCTION STATE OF A MOS TRANSISTOR AND INTEGRATED CIRCUIT IMPLEMENTING THE METHOD - Google Patents
METHOD FOR CONTROLLING THE CONDUCTION STATE OF A MOS TRANSISTOR AND INTEGRATED CIRCUIT IMPLEMENTING THE METHODInfo
- Publication number
- FR2617637B1 FR2617637B1 FR8709381A FR8709381A FR2617637B1 FR 2617637 B1 FR2617637 B1 FR 2617637B1 FR 8709381 A FR8709381 A FR 8709381A FR 8709381 A FR8709381 A FR 8709381A FR 2617637 B1 FR2617637 B1 FR 2617637B1
- Authority
- FR
- France
- Prior art keywords
- controlling
- integrated circuit
- mos transistor
- conduction state
- circuit implementing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
- H01L23/5252—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections comprising anti-fuses, i.e. connections having their state changed from non-conductive to conductive
- H01L23/5254—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections comprising anti-fuses, i.e. connections having their state changed from non-conductive to conductive the change of state resulting from the use of an external beam, e.g. laser beam or ion beam
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
- Semiconductor Memories (AREA)
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR8709381A FR2617637B1 (en) | 1987-07-02 | 1987-07-02 | METHOD FOR CONTROLLING THE CONDUCTION STATE OF A MOS TRANSISTOR AND INTEGRATED CIRCUIT IMPLEMENTING THE METHOD |
ES88401626T ES2097109T3 (en) | 1987-07-02 | 1988-06-27 | CONTROL PROCEDURE OF THE CONDUCTING STATE OF A MOS TRANSISTOR. |
EP88401626A EP0298829B1 (en) | 1987-07-02 | 1988-06-27 | Process to control the conduction state of a MOS transistor |
DE3855682T DE3855682D1 (en) | 1987-07-02 | 1988-06-27 | Method for setting the conduction state of a MOS transistor |
JP63164796A JPH0821635B2 (en) | 1987-07-02 | 1988-07-01 | Method for controlling conduction state of MOS transistor and integrated circuit obtained by implementing the method |
US07/658,465 US5281553A (en) | 1987-07-02 | 1991-02-22 | Method for controlling the state of conduction of an MOS transistor of an integrated circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR8709381A FR2617637B1 (en) | 1987-07-02 | 1987-07-02 | METHOD FOR CONTROLLING THE CONDUCTION STATE OF A MOS TRANSISTOR AND INTEGRATED CIRCUIT IMPLEMENTING THE METHOD |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2617637A1 FR2617637A1 (en) | 1989-01-06 |
FR2617637B1 true FR2617637B1 (en) | 1989-10-27 |
Family
ID=9352793
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR8709381A Expired FR2617637B1 (en) | 1987-07-02 | 1987-07-02 | METHOD FOR CONTROLLING THE CONDUCTION STATE OF A MOS TRANSISTOR AND INTEGRATED CIRCUIT IMPLEMENTING THE METHOD |
Country Status (5)
Country | Link |
---|---|
EP (1) | EP0298829B1 (en) |
JP (1) | JPH0821635B2 (en) |
DE (1) | DE3855682D1 (en) |
ES (1) | ES2097109T3 (en) |
FR (1) | FR2617637B1 (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2659171A1 (en) * | 1990-03-02 | 1991-09-06 | Thomson Csf | ELECTRIC CIRCUIT FOR HYPERFREQUENCY COMPRISING A POLYMER LAYER. |
JP2587323B2 (en) * | 1990-12-25 | 1997-03-05 | 小糸工業株式会社 | Seat headrest |
GB2270795B (en) * | 1992-09-18 | 1995-02-15 | Texas Instruments Ltd | Improvements in or relating to the trimming of integrated circuits |
US7668125B2 (en) | 2003-09-09 | 2010-02-23 | Qualcomm Incorporated | Incremental redundancy transmission for multiple parallel channels in a MIMO communication system |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4952980A (en) * | 1972-09-22 | 1974-05-23 | ||
US4387503A (en) * | 1981-08-13 | 1983-06-14 | Mostek Corporation | Method for programming circuit elements in integrated circuits |
US4583201A (en) * | 1983-09-08 | 1986-04-15 | International Business Machines Corporation | Resistor personalized memory device using a resistive gate fet |
JPS6146045A (en) * | 1984-08-10 | 1986-03-06 | Hitachi Ltd | Semiconductor device |
FR2601500B1 (en) * | 1986-07-11 | 1988-10-21 | Bull Sa | LASER PROGRAMMABLE LINKING METHOD OF TWO SUPERIMPOSED CONDUCTORS OF THE INTERCONNECTION NETWORK OF AN INTEGRATED CIRCUIT, AND INTEGRATED CIRCUIT THEREFROM |
-
1987
- 1987-07-02 FR FR8709381A patent/FR2617637B1/en not_active Expired
-
1988
- 1988-06-27 ES ES88401626T patent/ES2097109T3/en not_active Expired - Lifetime
- 1988-06-27 EP EP88401626A patent/EP0298829B1/en not_active Expired - Lifetime
- 1988-06-27 DE DE3855682T patent/DE3855682D1/en not_active Expired - Lifetime
- 1988-07-01 JP JP63164796A patent/JPH0821635B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
ES2097109T3 (en) | 1997-04-01 |
FR2617637A1 (en) | 1989-01-06 |
JPS6435949A (en) | 1989-02-07 |
DE3855682D1 (en) | 1997-01-09 |
EP0298829A1 (en) | 1989-01-11 |
EP0298829B1 (en) | 1996-11-27 |
JPH0821635B2 (en) | 1996-03-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
FR2651627B1 (en) | AUXILIARY POWER / EXECUTION AND CONTROL CIRCUIT FOR TELEVISION APPARATUS. | |
KR950011019B1 (en) | Power transistor device and its making method | |
FR2625038B1 (en) | METHOD AND DEVICE FOR COOLING AN INTEGRATED CIRCUIT HOUSING | |
FR2605888B1 (en) | METHOD AND DEVICE FOR PERFORMING TRANSLUMINAL IMPLANTATION | |
FR2611962B1 (en) | SYSTEM AND METHOD FOR APPLIED CRYPTOGRAPHY | |
FR2580220B1 (en) | METHOD AND APPARATUS FOR CONTROLLING THE INJECTION OF AN INJECTION MOLDING MACHINE | |
FR2544647B1 (en) | METHOD AND DEVICE FOR MANUFACTURING WORKPIECES | |
FR2608881B3 (en) | METHOD AND CIRCUIT FOR AUTOMATICALLY ADJUSTING THE BRIGHTNESS OF A TELEVISION CAMERA | |
FR2616602B1 (en) | POWER ON CIRCUIT FOR MOS TECHNOLOGY INTEGRATED CIRCUIT | |
EP0187596A3 (en) | Semiconductor memory device and method for producing the same | |
IL84076A0 (en) | Striped-channel transistor and method of forming the same | |
DE3466747D1 (en) | Method for fabrication of an opposed gate-source transistor | |
FR2615616B1 (en) | METHOD AND DEVICE FOR DETERMINING THE PASSAGE | |
EP0062417A3 (en) | Semiconductor device including a transistor and a capacitor and method for manufacturing it | |
DE3274389D1 (en) | Method and device for the selection of highly reliable integrated circuits | |
JPS57197924A (en) | Circuit device having final stage transistor for connecting and breaking load | |
EP0297335A3 (en) | Single tub transistor and method for its fabrication | |
FR2625633B1 (en) | POWER ON CIRCUIT FOR MOS TECHNOLOGY INTEGRATED CIRCUIT | |
GB2212671B (en) | Stripline circuit and method for regulating the characteristics thereof | |
FR2617637B1 (en) | METHOD FOR CONTROLLING THE CONDUCTION STATE OF A MOS TRANSISTOR AND INTEGRATED CIRCUIT IMPLEMENTING THE METHOD | |
EP0405979A3 (en) | Method of forming a bipolar transistor having closely spaced device regions | |
DE3380285D1 (en) | Mos semiconductor device and method of producing the same | |
IT1191060B (en) | SELECTION AND FEEDING EQUIPMENT OF ELECTRONIC COMPONENTS FOR AUTOMATIC MACHINES FOR THE INSERTION OF ELECTRONIC COMPONENTS | |
GB2176654B (en) | Method for optimising the decoupling of integrated circuit devices | |
EP0335720A3 (en) | Bipolar transistor device and method of manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ST | Notification of lapse |