FR2507414A1 - Generateur de signaux logiques combines - Google Patents

Generateur de signaux logiques combines Download PDF

Info

Publication number
FR2507414A1
FR2507414A1 FR8111311A FR8111311A FR2507414A1 FR 2507414 A1 FR2507414 A1 FR 2507414A1 FR 8111311 A FR8111311 A FR 8111311A FR 8111311 A FR8111311 A FR 8111311A FR 2507414 A1 FR2507414 A1 FR 2507414A1
Authority
FR
France
Prior art keywords
output
level
logic
flip
outputs
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR8111311A
Other languages
English (en)
French (fr)
Other versions
FR2507414B1 (cg-RX-API-DMAC7.html
Inventor
Andre Laviron
Claude Berard
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Commissariat a lEnergie Atomique et aux Energies Alternatives CEA
Original Assignee
Commissariat a lEnergie Atomique CEA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Commissariat a lEnergie Atomique CEA filed Critical Commissariat a lEnergie Atomique CEA
Priority to FR8111311A priority Critical patent/FR2507414A1/fr
Publication of FR2507414A1 publication Critical patent/FR2507414A1/fr
Application granted granted Critical
Publication of FR2507414B1 publication Critical patent/FR2507414B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/76—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/31813—Test pattern generators
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
    • H03K5/15013—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs
    • H03K5/1502—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs programmable
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
    • H03K5/15013—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs
    • H03K5/1506—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs with parallel driven output stages; with synchronously driven series connected output stages
    • H03K5/15093—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs with parallel driven output stages; with synchronously driven series connected output stages using devices arranged in a shift register

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Nonlinear Science (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Tests Of Electronic Circuits (AREA)
FR8111311A 1981-06-09 1981-06-09 Generateur de signaux logiques combines Granted FR2507414A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
FR8111311A FR2507414A1 (fr) 1981-06-09 1981-06-09 Generateur de signaux logiques combines

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR8111311A FR2507414A1 (fr) 1981-06-09 1981-06-09 Generateur de signaux logiques combines

Publications (2)

Publication Number Publication Date
FR2507414A1 true FR2507414A1 (fr) 1982-12-10
FR2507414B1 FR2507414B1 (cg-RX-API-DMAC7.html) 1983-10-14

Family

ID=9259305

Family Applications (1)

Application Number Title Priority Date Filing Date
FR8111311A Granted FR2507414A1 (fr) 1981-06-09 1981-06-09 Generateur de signaux logiques combines

Country Status (1)

Country Link
FR (1) FR2507414A1 (cg-RX-API-DMAC7.html)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2567339A1 (fr) * 1984-07-03 1986-01-10 Commissariat Energie Atomique Generateur de sequences predeterminees de signaux logiques combines

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3371320A (en) * 1965-03-12 1968-02-27 Sperry Rand Corp Multipurpose matrix
US3383661A (en) * 1964-09-30 1968-05-14 Bell Telephone Labor Inc Arrangement for generating permutations
US3873818A (en) * 1973-10-29 1975-03-25 Ibm Electronic tester for testing devices having a high circuit density

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3383661A (en) * 1964-09-30 1968-05-14 Bell Telephone Labor Inc Arrangement for generating permutations
DE1499282A1 (de) * 1964-09-30 1970-04-23 Western Electric Co Anordnung zum Erzeugen von Permutationen
US3371320A (en) * 1965-03-12 1968-02-27 Sperry Rand Corp Multipurpose matrix
US3873818A (en) * 1973-10-29 1975-03-25 Ibm Electronic tester for testing devices having a high circuit density

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
EXBK/63 *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2567339A1 (fr) * 1984-07-03 1986-01-10 Commissariat Energie Atomique Generateur de sequences predeterminees de signaux logiques combines
EP0170568A1 (fr) * 1984-07-03 1986-02-05 Commissariat A L'energie Atomique Générateur de séquences prédéterminées de signaux logiques combinés

Also Published As

Publication number Publication date
FR2507414B1 (cg-RX-API-DMAC7.html) 1983-10-14

Similar Documents

Publication Publication Date Title
FR2487093A1 (fr) Terminal a ecran a contact pour systeme de traitement d'information
BE897586A (fr) Circuit parallele de controle de redondance cyclique
FR2544932A1 (fr) Amplificateur vertical d'oscilloscope comportant un circuit declencheur logique booleen a declenchement hierarchise
FR2701120A1 (fr) Appareil de test de mémoire.
EP0578540B1 (fr) Procédé pour tester le fonctionnement d'un circuit intégré spécialisé, et circuit intégré spécialisé s'y rapportant
EP0198729A1 (fr) Système de simulation d'un circuit électronique
EP0683454B1 (fr) Procédé pour tester le déroulement d'un programme d'instructions
EP0146661A1 (fr) Procédé de diagnostic électrique pour identifier une cellule défectueuse dans une chaîne de cellules formant un registre à décalage
FR2518332A1 (fr) Circuit pour detecter la sequence de generation de signaux
BE897587A (fr) Circuit parallele de controle de redondance cyclique
EP2592558A1 (fr) Système et procédé de conception de circuit numérique à capteur d'activité
EP0166838A1 (fr) Procédé et dispositif pour détecter une configuration de bits particulière dans un train de bits en série
Choustikov et al. Inferring the ionizing photon contributions of high-redshift galaxies to reionization with JWST NIRCam photometry
EP0058108B1 (fr) Générateur de signaux logiques combinés
EP0367345B1 (fr) Analyseur logique avec double déclenchement
FR2507414A1 (fr) Generateur de signaux logiques combines
EP0046110B1 (fr) Dispositif d'obtention de l'histogramme des distances dans le temps entre des événements successifs
FR2531824A1 (fr) Circuit et procede de controle de circuits logiques sequentiels
EP0632279A1 (fr) Dispositif de mesure de la durée d'un intervalle de temps
EP0344052B1 (fr) Mémoire modulaire
EP0174220B1 (fr) Système de test de la défaillance ou du bon fonctionnement d'un circuit à composants logiques
FR2665968A1 (fr) Reseau neural a couches multiples et son procede de conception.
FR2635390A1 (fr) Unite centrale pour systeme de traitement de l'information
FR2649559A1 (fr) Generateur de signaux a etats logiques programmables
Swinburne et al. Symposium: the beginning of the universe

Legal Events

Date Code Title Description
ST Notification of lapse