FR2475763A1 - Processeur numerique a structure pipeline - Google Patents

Processeur numerique a structure pipeline Download PDF

Info

Publication number
FR2475763A1
FR2475763A1 FR8102496A FR8102496A FR2475763A1 FR 2475763 A1 FR2475763 A1 FR 2475763A1 FR 8102496 A FR8102496 A FR 8102496A FR 8102496 A FR8102496 A FR 8102496A FR 2475763 A1 FR2475763 A1 FR 2475763A1
Authority
FR
France
Prior art keywords
during
instruction
word
register
interval
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR8102496A
Other languages
English (en)
French (fr)
Other versions
FR2475763B1 (enrdf_load_stackoverflow
Inventor
James Riley Boddie
John Stewart Thompson
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AT&T Corp
Original Assignee
Western Electric Co Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Western Electric Co Inc filed Critical Western Electric Co Inc
Publication of FR2475763A1 publication Critical patent/FR2475763A1/fr
Application granted granted Critical
Publication of FR2475763B1 publication Critical patent/FR2475763B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30072—Arrangements for executing specific machine instructions to perform conditional operations, e.g. using predicates or guards
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3842—Speculative instruction execution
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01G—CAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES, LIGHT-SENSITIVE OR TEMPERATURE-SENSITIVE DEVICES OF THE ELECTROLYTIC TYPE
    • H01G9/00—Electrolytic capacitors, rectifiers, detectors, switching devices, light-sensitive or temperature-sensitive devices; Processes of their manufacture
    • H01G9/20—Light-sensitive devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
FR8102496A 1980-02-11 1981-02-09 Processeur numerique a structure pipeline Granted FR2475763A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US12005980A 1980-02-11 1980-02-11

Publications (2)

Publication Number Publication Date
FR2475763A1 true FR2475763A1 (fr) 1981-08-14
FR2475763B1 FR2475763B1 (enrdf_load_stackoverflow) 1984-05-04

Family

ID=22388030

Family Applications (1)

Application Number Title Priority Date Filing Date
FR8102496A Granted FR2475763A1 (fr) 1980-02-11 1981-02-09 Processeur numerique a structure pipeline

Country Status (10)

Country Link
JP (1) JPS56149648A (enrdf_load_stackoverflow)
BE (1) BE887451A (enrdf_load_stackoverflow)
CA (1) CA1155231A (enrdf_load_stackoverflow)
DE (1) DE3104256A1 (enrdf_load_stackoverflow)
ES (1) ES499277A0 (enrdf_load_stackoverflow)
FR (1) FR2475763A1 (enrdf_load_stackoverflow)
GB (1) GB2069733B (enrdf_load_stackoverflow)
IT (1) IT1135394B (enrdf_load_stackoverflow)
NL (1) NL8100631A (enrdf_load_stackoverflow)
SE (1) SE456051B (enrdf_load_stackoverflow)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4589065A (en) * 1983-06-30 1986-05-13 International Business Machines Corporation Mechanism for implementing one machine cycle executable trap instructions in a primitive instruction set computing system
GB8401807D0 (en) * 1984-01-24 1984-02-29 Int Computers Ltd Pipelined data processing apparatus
US4755966A (en) * 1985-06-28 1988-07-05 Hewlett-Packard Company Bidirectional branch prediction and optimization
JP3881763B2 (ja) * 1998-02-09 2007-02-14 株式会社ルネサステクノロジ データ処理装置
GB2343973B (en) * 1998-02-09 2000-07-12 Mitsubishi Electric Corp Data processing device for scheduling conditional operation instructions in a program sequence
CN113485748B (zh) * 2021-05-31 2022-08-12 上海卫星工程研究所 卫星条件指令系统及其执行方法

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1402585A (en) * 1971-10-01 1975-08-13 Sanders Associates Inc Data processing control apparatus

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3728692A (en) * 1971-08-31 1973-04-17 Ibm Instruction selection in a two-program counter instruction unit

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1402585A (en) * 1971-10-01 1975-08-13 Sanders Associates Inc Data processing control apparatus

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
IEEE TRANSACTIONS ON COMPUTERS, vol. C-21, no. 12, décembre 1972, New York (US) *

Also Published As

Publication number Publication date
DE3104256A1 (de) 1982-03-18
FR2475763B1 (enrdf_load_stackoverflow) 1984-05-04
IT1135394B (it) 1986-08-20
JPS56149648A (en) 1981-11-19
GB2069733A (en) 1981-08-26
ES8201745A1 (es) 1982-01-16
JPS619648B2 (enrdf_load_stackoverflow) 1986-03-25
SE8100735L (sv) 1981-08-12
NL8100631A (nl) 1981-09-01
SE456051B (sv) 1988-08-29
ES499277A0 (es) 1982-01-16
DE3104256C2 (enrdf_load_stackoverflow) 1991-06-27
IT8119634A0 (it) 1981-02-10
CA1155231A (en) 1983-10-11
BE887451A (fr) 1981-06-01
GB2069733B (en) 1984-09-12

Similar Documents

Publication Publication Date Title
EP0030504B1 (fr) Dispositif de synchronisation et d'affectation de processus entre plusieurs processeurs dans un système de traitement de l'information
EP0029131B1 (fr) Procédé de commande de l'affectation de ressources dans un système comportant plusieurs processeurs à fonctionnement simultané
EP3671488A1 (fr) Système de multiplication de matrices par blocs
FR2752630A1 (fr) Traitement de donnees multiples a une seule instruction dans un processeur de signaux multisupport
FR2752965A1 (fr) Traitement de donnees multiples a une seule instruction utilisant des rangees multiples de registres vectoriels
EP0173383B1 (fr) Processeur pour effectuer suivant différents modes le traitement de données et dispositif de multiplication convenant pour un tel processeur
FR2655169A1 (fr) Processeur a plusieurs unites de traitement microprogrammees.
CH629319A5 (fr) Installation de traitement de donnees.
EP0913765A1 (fr) Processeur avec commande d'instructions répétables ou multicycles
EP1830264A1 (fr) Procédé et dispositif de sauvegarde et de restauration d'une manière interruptible d'un ensemble de registres d'un microprocesseur
FR2513410A1 (fr) Microprocesseur et procede pour imbriquer les acces en memoire de ce microprocesseur
EP0018298B1 (fr) Procédé pour obtenir un résultat de calcul numérique en représentation au virgule flottante avec le nombre de chiffres significatifs exacts dans ce résultat et dispositif de calcul numérique mettant en oeuvre ce procédé
FR2569288A1 (fr) Dispositif de calcul d'adresse pour un appareil de traitement numerique
FR2475763A1 (fr) Processeur numerique a structure pipeline
EP0275765A1 (fr) Circuit intégré de traitement numérique de signaux
FR3101980A1 (fr) Processeur
EP0032862A1 (fr) Dispositif pour superposer les phases successives du transfert des informations entre plusieurs unités d'un système de traitement de l'information
FR2656442A1 (fr) Processeur a plusieurs unites microprogrammees avec mecanisme d'execution anticipee des instructions.
CA1227881A (fr) Dispositif de traitement numerique de signal
EP0018238A1 (fr) Procédé et ensemble de calcul, aléatoirement par excès ou par défaut, pour fournir des résultats de calcul et en déterminer le nombre de chiffres significatifs exacts
EP0555138A1 (fr) Procédé, système et processeur de communication entre une pluralité de sous-ensembles d'un équipement
EP0291613A1 (fr) Processeur comportant une pluralité d'étages reliés en série
LU85563A1 (fr) Sequenceur logique transitionnel microprogrammable
EP2369487A1 (fr) Dispositif de test d'une architecture de calcul multitâches et procédé de test correspondant.
FR2731854A1 (fr) Dispositif de filtrage digital