FR2434428A1 - Dispositif de traitement d'informations - Google Patents
Dispositif de traitement d'informationsInfo
- Publication number
- FR2434428A1 FR2434428A1 FR7824705A FR7824705A FR2434428A1 FR 2434428 A1 FR2434428 A1 FR 2434428A1 FR 7824705 A FR7824705 A FR 7824705A FR 7824705 A FR7824705 A FR 7824705A FR 2434428 A1 FR2434428 A1 FR 2434428A1
- Authority
- FR
- France
- Prior art keywords
- stores
- comparators
- quasi
- numbers
- store
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/02—Comparing digital values
- G06F7/026—Magnitude comparison, i.e. determining the relative order of operands based on their numerical value, e.g. window comparator
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Arrangements For Transmission Of Measured Signals (AREA)
Abstract
L'invention concerne les moyens de calcul et de mesure. Le dispositif faisant l'objet de l'invention comporte un commuteur 4, un bloc mémoire 5, un commutateur 6, un bloc mémoire 7 reliés entre eux en série, et un bloc de commande 8 relié aux commutateurs 4, 6, aux blocs mémoires 5, 7, ainsi qu'un bloc d'entrée 1 inséré entre le bus d'entrée 3 et le commutateur 4, et trois blocs de comparaison 18, 19, 20 reliés aux blocs mémoires 5, 7 respectifs reliés à des bus de sortie 21, 22 et à un bloc d'analyse 23 relié au bloc de commande 8 raccordé à un bus de sortie 32" correspondant. Le dispositif peut être utilisé pour automatiser la comparaison logique de quatre nombres enregistrés l'un après l'autre et pour obtenir une certitude que les conditions assignées du rapport de leurs valeurs sont remplies.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR7824705A FR2434428A1 (fr) | 1978-08-25 | 1978-08-25 | Dispositif de traitement d'informations |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR7824705A FR2434428A1 (fr) | 1978-08-25 | 1978-08-25 | Dispositif de traitement d'informations |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2434428A1 true FR2434428A1 (fr) | 1980-03-21 |
FR2434428B1 FR2434428B1 (fr) | 1981-02-27 |
Family
ID=9212093
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR7824705A Granted FR2434428A1 (fr) | 1978-08-25 | 1978-08-25 | Dispositif de traitement d'informations |
Country Status (1)
Country | Link |
---|---|
FR (1) | FR2434428A1 (fr) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3478266A (en) * | 1966-11-22 | 1969-11-11 | Radiation Inc | Digital data redundancy reduction methods and apparatus |
US3533074A (en) * | 1967-10-05 | 1970-10-06 | Webb James E | Binary number sorter |
US3944974A (en) * | 1974-12-26 | 1976-03-16 | Lear Siegler, Inc. | Digital signal selector device |
-
1978
- 1978-08-25 FR FR7824705A patent/FR2434428A1/fr active Granted
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3478266A (en) * | 1966-11-22 | 1969-11-11 | Radiation Inc | Digital data redundancy reduction methods and apparatus |
US3533074A (en) * | 1967-10-05 | 1970-10-06 | Webb James E | Binary number sorter |
US3944974A (en) * | 1974-12-26 | 1976-03-16 | Lear Siegler, Inc. | Digital signal selector device |
Also Published As
Publication number | Publication date |
---|---|
FR2434428B1 (fr) | 1981-02-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0267612A3 (fr) | Temporisateur/compteur utilisant un bloc à registres | |
DE3271135D1 (en) | Office system comprising terminals, a data processor and peripheral apparatuses and a switching device for mass data transport between the peripheral apparatuses and a switching device for use in such an office system | |
FR2434428A1 (fr) | Dispositif de traitement d'informations | |
JPS57182869A (en) | Document processing device | |
JPS559220A (en) | Keyboard system | |
GB2023315A (en) | Data processing device | |
JPS5713543A (en) | Data speed transducer | |
JPS55105719A (en) | Buffer device | |
JPS5567865A (en) | Electronic desk computer | |
JPS5651074A (en) | Address trace system | |
JPS5725053A (en) | Memory device | |
ES2002300A6 (es) | Un sistema de tratamiento de datos, particularmente para ordenadores de escala ultra grande destinados a realizar calculos cientificos | |
JPS5760464A (en) | Keyword coincidence detecting device | |
JPS57137939A (en) | Parallel counting and sorting method and its circuit | |
JPS57137938A (en) | Data processor | |
PL139778B1 (en) | Contactless keyboard system | |
JPS6484306A (en) | Sequence program generating device | |
JPS56157530A (en) | Order processing system | |
JPS5730058A (en) | Career information memory storage system | |
JPS5636724A (en) | Electric power source controller | |
TW259868B (en) | Delay circuit | |
JPS57109066A (en) | Output system for activity state of input and output equipment | |
JPS645298A (en) | Time exchanging method and time exchanging switch | |
JPS55138165A (en) | Document retrieval unit | |
FR2430638A1 (fr) | Systeme d'aide a l'elaboration de programmes de diagnostic |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ST | Notification of lapse |