FR2358786A1 - Procede et dispositif pour le codage et la recuperation de donnees numeriques binaires - Google Patents

Procede et dispositif pour le codage et la recuperation de donnees numeriques binaires

Info

Publication number
FR2358786A1
FR2358786A1 FR7721061A FR7721061A FR2358786A1 FR 2358786 A1 FR2358786 A1 FR 2358786A1 FR 7721061 A FR7721061 A FR 7721061A FR 7721061 A FR7721061 A FR 7721061A FR 2358786 A1 FR2358786 A1 FR 2358786A1
Authority
FR
France
Prior art keywords
signal
data
code
signal change
coding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7721061A
Other languages
English (en)
French (fr)
Other versions
FR2358786B1 (enrdf_load_stackoverflow
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Unisys Corp
Original Assignee
Sperry Rand Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sperry Rand Corp filed Critical Sperry Rand Corp
Publication of FR2358786A1 publication Critical patent/FR2358786A1/fr
Application granted granted Critical
Publication of FR2358786B1 publication Critical patent/FR2358786B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/14—Digital recording or reproducing using self-clocking codes
    • G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
    • G11B20/1423—Code representation depending on subsequent bits, e.g. delay modulation, double density code, Miller code
    • G11B20/1426—Code representation depending on subsequent bits, e.g. delay modulation, double density code, Miller code conversion to or from block codes or representations thereof
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/10009—Improvement or modification of read or write signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Dc Digital Transmission (AREA)
FR7721061A 1976-07-14 1977-07-08 Procede et dispositif pour le codage et la recuperation de donnees numeriques binaires Granted FR2358786A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US70519976A 1976-07-14 1976-07-14

Publications (2)

Publication Number Publication Date
FR2358786A1 true FR2358786A1 (fr) 1978-02-10
FR2358786B1 FR2358786B1 (enrdf_load_stackoverflow) 1982-10-29

Family

ID=24832463

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7721061A Granted FR2358786A1 (fr) 1976-07-14 1977-07-08 Procede et dispositif pour le codage et la recuperation de donnees numeriques binaires

Country Status (10)

Country Link
JP (1) JPS5311011A (enrdf_load_stackoverflow)
CA (1) CA1122711A (enrdf_load_stackoverflow)
CH (1) CH629347A5 (enrdf_load_stackoverflow)
DE (1) DE2731516C2 (enrdf_load_stackoverflow)
ES (1) ES460639A1 (enrdf_load_stackoverflow)
FR (1) FR2358786A1 (enrdf_load_stackoverflow)
GB (1) GB1590404A (enrdf_load_stackoverflow)
IT (1) IT1083796B (enrdf_load_stackoverflow)
NL (1) NL7707702A (enrdf_load_stackoverflow)
SE (1) SE428255B (enrdf_load_stackoverflow)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2455401A1 (fr) * 1979-04-24 1980-11-21 Sony Corp Procede et appareil pour moduler un signal de donnees
EP0026699A1 (fr) * 1979-10-01 1981-04-08 Thomson-Csf Procédé et dispositif de codage de données binaires, dispositif de décodage des données codées et système de transmission comportant de tels dispositifs
FR2514925A1 (fr) * 1981-10-15 1983-04-22 Victor Company Of Japan Systeme d'enregistrement et de lecture numerique multipiste
FR2557344A1 (fr) * 1983-10-13 1985-06-28 Optical Storage Int Code a haute densite pour enregistrement code de donnees, et appareil associe d'enregistrement et de lecture
US4802154A (en) * 1983-10-13 1989-01-31 Laser Magnetic Storage International Company High density codes for optical recording

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55138950A (en) * 1979-04-17 1980-10-30 Mitsubishi Electric Corp Digital signal modulation and demodulation system
EP0059224B1 (en) * 1980-09-05 1986-12-03 Mitsubishi Denki Kabushiki Kaisha System for coding and decoding binary data
US4544962A (en) * 1981-07-06 1985-10-01 Matsushita Electric Industrial Co., Ltd. Method and apparatus for processing binary data
NL8203575A (nl) * 1982-09-15 1984-04-02 Philips Nv Werkwijze voor het coderen van een stroom van databits, inrichting voor het uitvoeren van de werkwijze en inrichting voor het decoderen van een stroom databits.
JP2615588B2 (ja) * 1987-02-17 1997-05-28 ソニー株式会社 デイジタルパルス復調回路
JP2545817B2 (ja) * 1986-12-27 1996-10-23 ソニー株式会社 デジタルパルス変調回路
JP2014179964A (ja) * 2013-04-16 2014-09-25 Ishida Co Ltd 符号化装置

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3482228A (en) * 1965-10-21 1969-12-02 Sperry Rand Corp Write circuit for a phase modulation system

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2455401A1 (fr) * 1979-04-24 1980-11-21 Sony Corp Procede et appareil pour moduler un signal de donnees
EP0026699A1 (fr) * 1979-10-01 1981-04-08 Thomson-Csf Procédé et dispositif de codage de données binaires, dispositif de décodage des données codées et système de transmission comportant de tels dispositifs
FR2466913A1 (fr) * 1979-10-01 1981-04-10 Thomson Csf Procede et dispositif de codage de donnees binaires, dispositifs de decodage des donnees codees et systemes de transmission comportant de tels dispositifs
US4500871A (en) * 1979-10-01 1985-02-19 Thomson-Csf Method for coding binary data and a device decoding coded data
FR2514925A1 (fr) * 1981-10-15 1983-04-22 Victor Company Of Japan Systeme d'enregistrement et de lecture numerique multipiste
US4533964A (en) * 1981-10-15 1985-08-06 Victor Company Of Japan, Limited Multi-track digital recording and playback system
FR2557344A1 (fr) * 1983-10-13 1985-06-28 Optical Storage Int Code a haute densite pour enregistrement code de donnees, et appareil associe d'enregistrement et de lecture
US4802154A (en) * 1983-10-13 1989-01-31 Laser Magnetic Storage International Company High density codes for optical recording

Also Published As

Publication number Publication date
ES460639A1 (es) 1978-12-01
SE428255B (sv) 1983-06-13
JPS6214909B2 (enrdf_load_stackoverflow) 1987-04-04
IT1083796B (it) 1985-05-25
FR2358786B1 (enrdf_load_stackoverflow) 1982-10-29
DE2731516A1 (de) 1978-02-23
JPS5311011A (en) 1978-02-01
DE2731516C2 (de) 1984-12-06
CA1122711A (en) 1982-04-27
GB1590404A (en) 1981-06-03
CH629347A5 (en) 1982-04-15
SE7708112L (sv) 1978-01-15
NL7707702A (nl) 1978-01-17

Similar Documents

Publication Publication Date Title
FR2358786A1 (fr) Procede et dispositif pour le codage et la recuperation de donnees numeriques binaires
SE8301767D0 (sv) Forfarande for uppteckning av en digital informationssignal pa en uppteckningsberare med ett stralningskensligt informationsskikt, apparat for genomforande av forfarandet samt optisk uppteckningsberare forsedd med en sa
FR2360956A1 (fr) Systeme d'enregistrement de donnees
FR2394850A1 (fr) Dispositif de recuperation de donnees numeriques dans des memoires de grande capacite
EP0109837A1 (en) Digital data detecting apparatus
JPS57189242A (en) Data processing method and apparatus using boundary discrimination code word
FR2452830A1 (fr) Procede pour synchroniser un recepteur a quatre phases et dispositif de synchronisation d'horloge pour l'execution du procede
FR2452829A1 (fr) Procede pour demoduler un signal de donnees code quadriphase et recepteur pour la realisation du procede
SE8009086L (sv) Sett och anordning for kodning och avkodning av digital information
Piper Definition of pre-2000 my apparent polar movements
FR2445999A1 (fr) Dispositif pour l'ecriture en memoire adressable par mots d'un systeme de traitement de donnees
FR2376563A1 (fr) Procede et schema des circuits assurant la production d'un signal numerique destine au controle de l'element terminal d'un systeme de transmission pcm
KR840001724A (ko) 데이타 모뎀클록 추출회로
FR2421522A1 (fr) Detecteur de direction de defilement pour support d'enregistrement magnetique
EP0437127A1 (fr) Circuit décaleur avec générateur de bits de parité
US3196419A (en) Parallel data skew correction system
SU970441A1 (ru) Устройство дл магнитной записи и воспроизведени цифровой информации
SU1191909A1 (ru) Конвейерное устройство дл потенцировани массивов двоичных чисел
SU1472900A1 (ru) Последовательный сумматор
JPS5781752A (en) Demodulating circuit for transmission system of same direction data
SU1046763A1 (ru) Способ записи и воспроизведени цифровой информации
SU447760A1 (ru) Устройство дл воспроизведени информации
FR2420250A1 (fr) Circuit et procede de codage de donnees a modulation de phase modifiee, avec precompensation a l'ecriture
Bloch Ramp-style deposition of Oligocene Marine Vedder formation, San Joaquin Valley, California
SU699521A1 (ru) Устройство дл возведени в квадрат п-разр дных двоичных чисел