FR2315744A1 - Dispositif auxiliaire d'adressage virtuel - Google Patents

Dispositif auxiliaire d'adressage virtuel

Info

Publication number
FR2315744A1
FR2315744A1 FR7520222A FR7520222A FR2315744A1 FR 2315744 A1 FR2315744 A1 FR 2315744A1 FR 7520222 A FR7520222 A FR 7520222A FR 7520222 A FR7520222 A FR 7520222A FR 2315744 A1 FR2315744 A1 FR 2315744A1
Authority
FR
France
Prior art keywords
memory
accordance
virtual address
scans
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7520222A
Other languages
English (en)
Other versions
FR2315744B1 (fr
Inventor
Andrei Dore Landau
Robert Morin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Telemecanique SA
Original Assignee
La Telemecanique Electrique SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by La Telemecanique Electrique SA filed Critical La Telemecanique Electrique SA
Priority to FR7520222A priority Critical patent/FR2315744A1/fr
Publication of FR2315744A1 publication Critical patent/FR2315744A1/fr
Application granted granted Critical
Publication of FR2315744B1 publication Critical patent/FR2315744B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
FR7520222A 1975-06-27 1975-06-27 Dispositif auxiliaire d'adressage virtuel Granted FR2315744A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
FR7520222A FR2315744A1 (fr) 1975-06-27 1975-06-27 Dispositif auxiliaire d'adressage virtuel

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7520222A FR2315744A1 (fr) 1975-06-27 1975-06-27 Dispositif auxiliaire d'adressage virtuel

Publications (2)

Publication Number Publication Date
FR2315744A1 true FR2315744A1 (fr) 1977-01-21
FR2315744B1 FR2315744B1 (fr) 1979-10-19

Family

ID=9157172

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7520222A Granted FR2315744A1 (fr) 1975-06-27 1975-06-27 Dispositif auxiliaire d'adressage virtuel

Country Status (1)

Country Link
FR (1) FR2315744A1 (fr)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2408176A1 (fr) * 1977-11-04 1979-06-01 Sperry Rand Corp Procede et mecanisme de traduction d'adresse virtuelle en adresse reelle
EP0180821A3 (en) * 1984-11-02 1988-08-10 International Business Machines Corporation A method of detecting addressing errors in a catalogued memory, and catalogued memory using same
EP0663636A1 (fr) * 1994-01-12 1995-07-19 Sun Microsystems, Inc. Mémoire physique à adressage logique pour système d'ordinateur à mémoire virtuelle qui supporte plusieurs tailles de pages

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
NEANT *

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2408176A1 (fr) * 1977-11-04 1979-06-01 Sperry Rand Corp Procede et mecanisme de traduction d'adresse virtuelle en adresse reelle
EP0180821A3 (en) * 1984-11-02 1988-08-10 International Business Machines Corporation A method of detecting addressing errors in a catalogued memory, and catalogued memory using same
EP0663636A1 (fr) * 1994-01-12 1995-07-19 Sun Microsystems, Inc. Mémoire physique à adressage logique pour système d'ordinateur à mémoire virtuelle qui supporte plusieurs tailles de pages
US5784707A (en) * 1994-01-12 1998-07-21 Sun Microsystems, Inc. Method and apparatus for managing virtual computer memory with multiple page sizes

Also Published As

Publication number Publication date
FR2315744B1 (fr) 1979-10-19

Similar Documents

Publication Publication Date Title
GB1353311A (en) Memory system
GB1327856A (en) Two-level storage system
JPS56140452A (en) Memory protection system
AT374932B (de) Datenverarbeitungsanlage mit adressuebersetzeranordnung
KR840001368A (ko) 데이타 처리 시스템에서의 선택적 캐쉬 클리어링 방법과 장치
SE7706913L (sv) Databehandlingsanordning
ES459518A1 (es) Mejoras en sistemas de tratamiento de espacios de direccion virtual plural para sistemas de tratamiento de datos.
KR900002170A (ko) 가변길이 데이타 처리장치
ES443078A1 (es) Unidad de tratamiento de informacion.
GB1398182A (en) Storage address translation
GB1018330A (fr)
FR2315744A1 (fr) Dispositif auxiliaire d'adressage virtuel
GB1529917A (en) Data processing apparatus
BG28079A3 (en) Addressing device for operative memory of system for data processing
JPS5282035A (en) Data processing unit
GB1207166A (en) Extended memory addressing
JPS5235947A (en) Information processing unit for imaginary memory system
JPS5567989A (en) Relocation processing method for data base
JPS57157369A (en) Loop tracking processing system
JPS5644178A (en) Buffer memory control system
JPS5282034A (en) Data processing unit
JPS5282032A (en) Data processing unit
JPS5474335A (en) Buffer memory unit
JPS51141542A (en) Method of segmentation
JPS56145583A (en) Buffer memory device

Legal Events

Date Code Title Description
TP Transmission of property
TP Transmission of property
ST Notification of lapse