FR2307400A1 - Split-phase signal demodulator - includes null detector having pulse output applied to sampling circuit - Google Patents
Split-phase signal demodulator - includes null detector having pulse output applied to sampling circuitInfo
- Publication number
- FR2307400A1 FR2307400A1 FR7610586A FR7610586A FR2307400A1 FR 2307400 A1 FR2307400 A1 FR 2307400A1 FR 7610586 A FR7610586 A FR 7610586A FR 7610586 A FR7610586 A FR 7610586A FR 2307400 A1 FR2307400 A1 FR 2307400A1
- Authority
- FR
- France
- Prior art keywords
- phase
- split
- bit rate
- reproduced signal
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/14—Digital recording or reproducing using self-clocking codes
- G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
- G11B20/1407—Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol
- G11B20/1419—Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol to or from biphase level coding, i.e. to or from codes where a one is coded as a transition from a high to a low level during the middle of a bit cell and a zero is encoded as a transition from a low to a high level during the middle of a bit cell or vice versa, e.g. split phase code, Manchester code conversion to or from biphase space or mark coding, i.e. to or from codes where there is a transition at the beginning of every bit cell and a one has no second transition and a zero has a second transition one half of a bit period later or vice versa, e.g. double frequency code, FM code
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
Abstract
A method for the demodulation of split-phase signals recorded in sequence on a magnetic tape, applicable to the processing of recording of instrumental readings or of digital information using split phase mark or split phase change techniques. The information content is derived with improved signal to noise ratio and the method is easily adaptable to a different bit rate without necessitating any change in the phase of the reproduced signal. Demodulation is effected by sampling the reproduced signal using a bit rate of suitable phase setting, the information content being recovered through a logic coupling of pairs of successively sampled symbol values, the bit rate being derived by sampling of a sawtooth signal at the zero transits of the reproduced signal to obtain a control voltage which controls a voltage-controlled oscillator through a filter. The oscillator is thus brought into appredetermined phase in relation to the recorded binary pulse series.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DD18533075A DD124408A3 (en) | 1975-04-09 | 1975-04-09 |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2307400A1 true FR2307400A1 (en) | 1976-11-05 |
FR2307400B3 FR2307400B3 (en) | 1979-07-13 |
Family
ID=5499862
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR7610586A Granted FR2307400A1 (en) | 1975-04-09 | 1976-04-09 | Split-phase signal demodulator - includes null detector having pulse output applied to sampling circuit |
Country Status (6)
Country | Link |
---|---|
CS (1) | CS208367B1 (en) |
DD (1) | DD124408A3 (en) |
DE (1) | DE2610687A1 (en) |
FR (1) | FR2307400A1 (en) |
NL (1) | NL7603667A (en) |
SU (1) | SU665319A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2482802A1 (en) * | 1980-05-14 | 1981-11-20 | Magyar Optikai Muevek | Self synchronising data decoder for modified frequency recording - uses voltage ramp generated by input transitions fed to bank of comparators to generate data output and data valid signals |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
ZA81781B (en) * | 1980-02-13 | 1982-03-31 | Int Computers Ltd | Digital systems |
-
1975
- 1975-04-09 DD DD18533075A patent/DD124408A3/xx unknown
-
1976
- 1976-03-13 DE DE19762610687 patent/DE2610687A1/en not_active Withdrawn
- 1976-04-02 CS CS216576A patent/CS208367B1/en unknown
- 1976-04-07 NL NL7603667A patent/NL7603667A/en not_active Application Discontinuation
- 1976-04-09 FR FR7610586A patent/FR2307400A1/en active Granted
- 1976-04-09 SU SU762344806A patent/SU665319A1/en active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2482802A1 (en) * | 1980-05-14 | 1981-11-20 | Magyar Optikai Muevek | Self synchronising data decoder for modified frequency recording - uses voltage ramp generated by input transitions fed to bank of comparators to generate data output and data valid signals |
Also Published As
Publication number | Publication date |
---|---|
NL7603667A (en) | 1976-10-12 |
SU665319A1 (en) | 1979-05-30 |
DD124408A3 (en) | 1977-02-23 |
FR2307400B3 (en) | 1979-07-13 |
DE2610687A1 (en) | 1977-01-20 |
CS208367B1 (en) | 1981-09-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5293369A (en) | Asynchronous sampling digital detector system for magnetic and optical recording channels | |
EP0238194A3 (en) | Methods of and apparatus for recording signals on a disc-shaped recording medium | |
US5315284A (en) | Asynchronous digital threshold detector for a digital data storage channel | |
GB1289371A (en) | ||
DE3768127D1 (en) | CIRCUIT DEVICE FOR REGENERATING CLOCK SIGNALS IN A DATA TRANSMISSION SYSTEM AND A DATA RECOVERY ARRANGEMENT WITH SUCH A DEVICE. | |
EP0158219A1 (en) | Sync responsive clock generator for digital demodulators | |
FR2307400A1 (en) | Split-phase signal demodulator - includes null detector having pulse output applied to sampling circuit | |
US5191489A (en) | Method for transmitting record control signals and record control circuit | |
GB1410476A (en) | Modulation detectors | |
US4912573A (en) | Digital data reproducing apparatus having recording modulation mode detection | |
GB1312550A (en) | System for the transmission of information at very low signal- to-noise ratios | |
US4003083A (en) | Digital data recording and decoding | |
JPS5724004A (en) | Bias control device | |
GB1484290A (en) | Digital data detection circuits | |
SU609054A1 (en) | Registering apparatus | |
SU1081653A1 (en) | Device for recording and reproducing digital information on magnetic medium | |
Liu et al. | A playback system for portable seismic recorders | |
GB988391A (en) | Improvements relating to magnetic record reproducing apparatus | |
JPS5843812B2 (en) | Jikiki Rokusai Seisouchi | |
JPS5847525Y2 (en) | 3 frequency data decoding device | |
JPS59172180A (en) | Device for detecting linear velocity of recording track of recording disk | |
SU457090A1 (en) | Magnetic recording-reproducing method | |
JPS6369067A (en) | Reproducing system for digital magnetic recording information | |
SU698042A1 (en) | Data reproduction system | |
SU570912A1 (en) | Method of synchronous two-track magnetic recording and reproducing digital information |