FR2296308B1 - - Google Patents

Info

Publication number
FR2296308B1
FR2296308B1 FR7534730A FR7534730A FR2296308B1 FR 2296308 B1 FR2296308 B1 FR 2296308B1 FR 7534730 A FR7534730 A FR 7534730A FR 7534730 A FR7534730 A FR 7534730A FR 2296308 B1 FR2296308 B1 FR 2296308B1
Authority
FR
France
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
FR7534730A
Other languages
French (fr)
Other versions
FR2296308A1 (fr
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of FR2296308A1 publication Critical patent/FR2296308A1/fr
Application granted granted Critical
Publication of FR2296308B1 publication Critical patent/FR2296308B1/fr
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C17/00Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
    • G11C17/08Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements
    • G11C17/10Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements in which contents are determined during manufacturing by a predetermined arrangement of coupling elements, e.g. mask-programmable ROM
    • G11C17/12Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements in which contents are determined during manufacturing by a predetermined arrangement of coupling elements, e.g. mask-programmable ROM using field-effect devices
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C8/00Arrangements for selecting an address in a digital store
    • G11C8/10Decoders
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C8/00Arrangements for selecting an address in a digital store
    • G11C8/12Group selection circuits, e.g. for memory block selection, chip selection, array selection
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C8/00Arrangements for selecting an address in a digital store
    • G11C8/14Word line organisation; Word line lay-out
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Theoretical Computer Science (AREA)
  • Static Random-Access Memory (AREA)
  • Dram (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
FR7534730A 1974-12-23 1975-11-07 Configuration de circuit de decodage a transistors a effet de champ de type mos a espacement minimum Granted FR2296308A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US535748A US3909808A (en) 1974-12-23 1974-12-23 Minimum pitch mosfet decoder circuit configuration

Publications (2)

Publication Number Publication Date
FR2296308A1 FR2296308A1 (fr) 1976-07-23
FR2296308B1 true FR2296308B1 ( ) 1977-12-16

Family

ID=24135594

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7534730A Granted FR2296308A1 (fr) 1974-12-23 1975-11-07 Configuration de circuit de decodage a transistors a effet de champ de type mos a espacement minimum

Country Status (11)

Country Link
US (1) US3909808A ( )
JP (1) JPS5516336B2 ( )
BE (1) BE835653A ( )
BR (1) BR7508618A ( )
CA (1) CA1058754A ( )
CH (1) CH594319A5 ( )
FR (1) FR2296308A1 ( )
GB (1) GB1522638A ( )
IT (1) IT1049900B ( )
NL (1) NL7514624A ( )
SE (1) SE410246B ( )

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4144587A (en) * 1976-07-22 1979-03-13 Tokyo Shibaura Electric Co., Ltd. Counting level "1" bits to minimize ROM active elements
JPS5352027A (en) * 1976-10-22 1978-05-12 Mitsubishi Electric Corp Decoder circuit
JPS5833633B2 (ja) * 1978-08-25 1983-07-21 シャープ株式会社 Mosトランジスタ・デコ−ダ
US4200917A (en) * 1979-03-12 1980-04-29 Motorola, Inc. Quiet column decoder
JPS5847796B2 (ja) * 1979-05-26 1983-10-25 富士通株式会社 半導体メモリ装置
US4447895A (en) * 1979-10-04 1984-05-08 Tokyo Shibaura Denki Kabushiki Kaisha Semiconductor memory device
US4259731A (en) * 1979-11-14 1981-03-31 Motorola, Inc. Quiet row selection circuitry
JPS5683891A (en) * 1979-12-13 1981-07-08 Fujitsu Ltd Semiconductor storage device
US4419741A (en) * 1980-01-28 1983-12-06 Rca Corporation Read only memory (ROM) having high density memory array with on pitch decoder circuitry
IT1135037B (it) * 1980-01-28 1986-08-20 Rca Corp Selettore di linee per la decodificazione in passo di linee multiple di ingresso
US4287576A (en) * 1980-03-26 1981-09-01 International Business Machines Corporation Sense amplifying system for memories with small cells
JPS6042554B2 (ja) * 1980-12-24 1985-09-24 富士通株式会社 Cmosメモリデコ−ダ回路
JPS5873097A (ja) * 1981-10-27 1983-05-02 Nec Corp デコ−ダ−回路
US4514829A (en) * 1982-12-30 1985-04-30 International Business Machines Corporation Word line decoder and driver circuits for high density semiconductor memory
JPH0762960B2 (ja) * 1984-12-28 1995-07-05 日本電気株式会社 半導体回路
US9349738B1 (en) * 2008-02-04 2016-05-24 Broadcom Corporation Content addressable memory (CAM) device having substrate array line structure

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3514765A (en) * 1969-05-23 1970-05-26 Shell Oil Co Sense amplifier comprising cross coupled mosfet's operating in a race mode for single device per bit mosfet memories
US3821715A (en) * 1973-01-22 1974-06-28 Intel Corp Memory system for a multi chip digital computer

Also Published As

Publication number Publication date
FR2296308A1 (fr) 1976-07-23
CH594319A5 ( ) 1978-01-13
SE410246B (sv) 1979-10-01
DE2557006A1 (de) 1976-07-08
JPS5516336B2 ( ) 1980-05-01
SE7514597L (sv) 1976-06-24
CA1058754A (en) 1979-07-17
DE2557006B2 (de) 1977-02-17
NL7514624A (nl) 1976-06-25
BR7508618A (pt) 1976-08-24
GB1522638A (en) 1978-08-23
JPS5184537A ( ) 1976-07-23
IT1049900B (it) 1981-02-10
US3909808A (en) 1975-09-30
BE835653A (fr) 1976-03-16

Similar Documents

Publication Publication Date Title
FR2296308B1 ( )
JPS50102617A ( )
AU495930B2 ( )
IN142747B ( )
JPS50103334A ( )
AU480471A ( )
AU480758A ( )
CH568539A5 ( )
AU479765A ( )
CH568134A5 ( )
BG22061A3 ( )
BG22114A1 ( )
BG22156A1 ( )
BG22571A1 ( )
BG22586A1 ( )
AU480208A ( )
BG22624A1 ( )
BG21351A1 ( )
BG22709A1 ( )
BG23065A1 ( )
AU480247A ( )
CH1163975A4 ( )
BG20885A1 ( )
CH569220A5 ( )
BG21307A1 ( )

Legal Events

Date Code Title Description
ST Notification of lapse