FR2295645B1 - - Google Patents

Info

Publication number
FR2295645B1
FR2295645B1 FR7533266A FR7533266A FR2295645B1 FR 2295645 B1 FR2295645 B1 FR 2295645B1 FR 7533266 A FR7533266 A FR 7533266A FR 7533266 A FR7533266 A FR 7533266A FR 2295645 B1 FR2295645 B1 FR 2295645B1
Authority
FR
France
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
FR7533266A
Other languages
French (fr)
Other versions
FR2295645A1 (fr
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of FR2295645A1 publication Critical patent/FR2295645A1/fr
Application granted granted Critical
Publication of FR2295645B1 publication Critical patent/FR2295645B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318516—Test of programmable logic devices [PLDs]
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
    • H03K19/17708—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays
    • H03K19/17716—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays with synchronous operation, i.e. using clock signals, e.g. of I/O or coupling register

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Quality & Reliability (AREA)
  • Logic Circuits (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
FR7533266A 1974-12-18 1975-10-20 Ensemble logique avec circuits de test Granted FR2295645A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/534,022 US3958110A (en) 1974-12-18 1974-12-18 Logic array with testing circuitry

Publications (2)

Publication Number Publication Date
FR2295645A1 FR2295645A1 (fr) 1976-07-16
FR2295645B1 true FR2295645B1 (pl) 1978-04-07

Family

ID=24128384

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7533266A Granted FR2295645A1 (fr) 1974-12-18 1975-10-20 Ensemble logique avec circuits de test

Country Status (7)

Country Link
US (1) US3958110A (pl)
JP (1) JPS5332215B2 (pl)
CA (1) CA1040270A (pl)
DE (1) DE2550342A1 (pl)
FR (1) FR2295645A1 (pl)
GB (1) GB1475255A (pl)
IT (1) IT1043516B (pl)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3009945A1 (de) * 1979-03-15 1980-09-18 Nippon Electric Co Integrierter, logischer schaltkreis mit funktionspruefung
US4320509A (en) * 1979-10-19 1982-03-16 Bell Telephone Laboratories, Incorporated LSI Circuit logic structure including data compression circuitry
DE2951946A1 (de) * 1979-12-22 1981-07-02 Ibm Deutschland Gmbh, 7000 Stuttgart Fehlererkennungs- und -korrektureinrichtung fuer eine logische anordnung
DE3015992A1 (de) * 1980-04-25 1981-11-05 Ibm Deutschland Gmbh, 7000 Stuttgart Programmierbare logische anordnung
US4495590A (en) * 1980-12-31 1985-01-22 International Business Machines Corporation PLA With time division multiplex feature for improved density
US4404635A (en) * 1981-03-27 1983-09-13 International Business Machines Corporation Programmable integrated circuit and method of testing the circuit before it is programmed
US4461000A (en) * 1982-03-01 1984-07-17 Harris Corporation ROM/PLA Structure and method of testing
DE3220302C2 (de) * 1982-05-28 1984-03-15 Siemens AG, 1000 Berlin und 8000 München Programmierbare Logikanordnung in ECL-Technik
US4499579A (en) * 1983-03-10 1985-02-12 Honeywell Information Systems Inc. Programmable logic array with dynamic test capability in the unprogrammed state
US4546473A (en) * 1983-05-06 1985-10-08 International Business Machines Corporation Random pattern self test design
US4542508A (en) * 1983-11-21 1985-09-17 Aerojet-General Corporation Amenable logic gate and method of testing
JPH073865B2 (ja) * 1984-08-07 1995-01-18 富士通株式会社 半導体集積回路及び半導体集積回路の試験方法
JPS62501519A (ja) * 1984-12-11 1987-06-18 エアロジェット・ジェネラル・コ−ポレ−ション 御しやすい論理ゲ−トとテスト方法
US4739250A (en) * 1985-11-20 1988-04-19 Fujitsu Limited Semiconductor integrated circuit device with test circuit
US4996689A (en) * 1989-02-01 1991-02-26 Vlsi Technology, Inc. Method of generating tests for a combinational logic circuit
US5017809A (en) * 1989-10-23 1991-05-21 Advanced Micro Devices, Inc. Method and apparatus for program verification of a field programmable logic device
US5023485A (en) * 1989-12-04 1991-06-11 Texas Instruments Incorporated Method and circuitry for testing a programmable logic device
KR920006993A (ko) * 1990-09-28 1992-04-28 정몽헌 Epld의 입출력 마크로셀 시험회로
US5199035A (en) * 1990-10-01 1993-03-30 Motorola, Inc. Logic circuit for reliability and yield enhancement
JP3129761B2 (ja) * 1991-05-02 2001-01-31 株式会社東芝 Ｐｌａのテスト容易化回路
US5347519A (en) * 1991-12-03 1994-09-13 Crosspoint Solutions Inc. Preprogramming testing in a field programmable gate array
EP0655683B1 (en) * 1993-11-30 1999-09-01 STMicroelectronics S.r.l. Circuit architecture and corresponding method for testing a programmable logic matrix
DE19640120A1 (de) * 1996-09-28 1998-04-02 Pks Systemtechnik Schaltungsanordnung und Verfahren zur Überprüfung einer Schaltungs-Matrix
US5793687A (en) * 1996-12-03 1998-08-11 Mitsubishi Semiconductor America, Inc. Micro ROM testing system using micro ROM timing circuitry for testing operations
CN116400200B (zh) * 2023-06-05 2023-09-01 中国汽车技术研究中心有限公司 车规级安全芯片的电磁侧信道信息的交叉验证方法

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2958072A (en) * 1958-02-11 1960-10-25 Ibm Decoder matrix checking circuit
US3381270A (en) * 1964-08-05 1968-04-30 Bell Telephone Labor Inc Error detection circuits
US3428945A (en) * 1965-05-20 1969-02-18 Bell Telephone Labor Inc Error detection circuits
US3466602A (en) * 1966-05-18 1969-09-09 Allen Bradley Co Single error detector for binary information
US3735105A (en) * 1971-06-11 1973-05-22 Ibm Error correcting system and method for monolithic memories
US3761902A (en) * 1971-12-30 1973-09-25 Ibm Functional memory using multi-state associative cells
US3790885A (en) * 1972-03-27 1974-02-05 Ibm Serial test patterns for mosfet testing
US3781793A (en) * 1972-04-10 1973-12-25 Ibm Monolithic array error detection system
US3789205A (en) * 1972-09-28 1974-01-29 Ibm Method of testing mosfet planar boards
US3784978A (en) * 1973-02-14 1974-01-08 Bell Telephone Labor Inc Self-checking decoder
US3813647A (en) * 1973-02-28 1974-05-28 Northrop Corp Apparatus and method for performing on line-monitoring and fault-isolation
FR2330014A1 (fr) * 1973-05-11 1977-05-27 Ibm France Procede de test de bloc de circuits logiques integres et blocs en faisant application
US3813032A (en) * 1973-07-30 1974-05-28 Honeywell Inf Systems Method for testing mos memory store device

Also Published As

Publication number Publication date
FR2295645A1 (fr) 1976-07-16
GB1475255A (en) 1977-06-01
JPS5332215B2 (pl) 1978-09-07
CA1040270A (en) 1978-10-10
IT1043516B (it) 1980-02-29
DE2550342A1 (de) 1976-06-24
DE2550342C2 (pl) 1987-02-26
JPS5178143A (pl) 1976-07-07
US3958110A (en) 1976-05-18

Similar Documents

Publication Publication Date Title
FR2272866B1 (pl)
DE2550342C2 (pl)
FR2278145B3 (pl)
FR2260705B3 (pl)
JPS50137045A (pl)
FR2284402B3 (pl)
JPS50133134A (pl)
JPS50105073A (pl)
DE2407445B2 (pl)
AU7459574A (pl)
JPS5151707Y2 (pl)
JPS50142078U (pl)
JPS50140748U (pl)
JPS50136244U (pl)
JPS50126395U (pl)
JPS50130455U (pl)
AU7237274A (pl)
JPS50121193U (pl)
JPS50113962U (pl)
JPS50113493U (pl)
AR198841Q (pl)
BG19998A1 (pl)
BG21102A1 (pl)
CH577664A5 (pl)
BG20232A1 (pl)

Legal Events

Date Code Title Description
ST Notification of lapse