FI902153A0 - END OF DATA-EXAMINATION. - Google Patents
END OF DATA-EXAMINATION.Info
- Publication number
- FI902153A0 FI902153A0 FI902153A FI902153A FI902153A0 FI 902153 A0 FI902153 A0 FI 902153A0 FI 902153 A FI902153 A FI 902153A FI 902153 A FI902153 A FI 902153A FI 902153 A0 FI902153 A0 FI 902153A0
- Authority
- FI
- Finland
- Prior art keywords
- data
- data bus
- compare logic
- circuit
- data storage
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
- G06F13/4217—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with synchronous protocol
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Information Transfer Systems (AREA)
- Communication Control (AREA)
- Selective Calling Equipment (AREA)
- Radar Systems Or Details Thereof (AREA)
- Bus Control (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Arrangements For Transmission Of Measured Signals (AREA)
- Ultra Sonic Daignosis Equipment (AREA)
- Circuits Of Receivers In General (AREA)
- Vehicle Body Suspensions (AREA)
- Dram (AREA)
Abstract
Serial data interface for connecting to a data bus peripheral circuits which receive or send data over said data bus. Said interface analyses the features of a data stream flowing over the data bus, which are used to determine which connected peripheral circuit they are allocated to. A data storage (4), a compare logic (5), a control circuit (6), an internal set/reset circuit (7) and an internal clock generator (8) are provided. The input of the data storage (4) can be connected to the data line (9) of the data bus (3) and the compare logic (5) is arranged on the output of the data storage (4), the control circuit (6) being connected downstream of said compare logic (5). The input of the internal set/reset circuit (7) can be connected to the enable (10) and to the clock line (11) of the data bus (3) and outputs of the internal set/reset circuit (7) are connected to the set/reset inputs of the data storage (4), of the compare logic (5) and of the control circuit (6). Moreover, the input of the internal clock generator (8) can be connected to the enable (10) and clock line (11) of the data bus (3) and the output of the internal clock generator (8) is connected to the clock inputs of the data storage (4), of the compare logic (5) and of the control circuit (6). Said serial data interface is in particular suited for connecting a peripheral circuit to a data bus according to the Thomson specifications.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE3829454A DE3829454A1 (en) | 1988-08-31 | 1988-08-31 | SERIAL DATA INTERFACE |
| PCT/EP1989/000984 WO1990002377A1 (en) | 1988-08-31 | 1989-08-22 | Serial data interface |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| FI902153A0 true FI902153A0 (en) | 1990-04-27 |
Family
ID=6361925
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| FI902153A FI902153A0 (en) | 1988-08-31 | 1990-04-27 | END OF DATA-EXAMINATION. |
Country Status (12)
| Country | Link |
|---|---|
| EP (2) | EP0356873B1 (en) |
| JP (1) | JPH03501072A (en) |
| KR (1) | KR900702459A (en) |
| AT (1) | ATE96557T1 (en) |
| CA (1) | CA1328929C (en) |
| DE (2) | DE3829454A1 (en) |
| ES (1) | ES2047072T3 (en) |
| FI (1) | FI902153A0 (en) |
| HK (1) | HK9596A (en) |
| MY (1) | MY105090A (en) |
| TR (1) | TR24012A (en) |
| WO (1) | WO1990002377A1 (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5278243A (en) * | 1992-01-14 | 1994-01-11 | Soane Technologies, Inc. | High impact resistant macromolecular networks |
| DE4107052B4 (en) * | 1991-03-06 | 2005-09-29 | Robert Bosch Gmbh | Device for the application of control devices, in particular ignition and / or injection control devices for motor vehicles |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3139421A1 (en) * | 1981-10-03 | 1983-04-21 | Nsm-Apparatebau Gmbh & Co Kg, 6530 Bingen | Serial output circuit |
| DE3404721C2 (en) * | 1984-02-10 | 1991-07-25 | Deutsche Thomson-Brandt Gmbh, 7730 Villingen-Schwenningen | Circuit arrangement for the transmission of data |
| DE3534216A1 (en) * | 1985-09-25 | 1987-04-02 | Bayerische Motoren Werke Ag | DATA BUS SYSTEM FOR VEHICLES |
| FR2591772B1 (en) * | 1985-12-18 | 1989-09-29 | Cugnez Jean Louis | SYSTEM FOR CONNECTING A PERIPHERAL TO MULTIPLE COMPUTERS |
| DE3603751A1 (en) * | 1986-02-06 | 1987-08-13 | Siemens Ag | INFORMATION TRANSFER SYSTEM FOR THE TRANSFER OF BINARY INFORMATION |
-
1988
- 1988-08-31 DE DE3829454A patent/DE3829454A1/en not_active Withdrawn
-
1989
- 1989-08-15 MY MYPI89001114A patent/MY105090A/en unknown
- 1989-08-22 JP JP1509425A patent/JPH03501072A/en active Pending
- 1989-08-22 EP EP89115427A patent/EP0356873B1/en not_active Expired - Lifetime
- 1989-08-22 AT AT89115427T patent/ATE96557T1/en not_active IP Right Cessation
- 1989-08-22 ES ES89115427T patent/ES2047072T3/en not_active Expired - Lifetime
- 1989-08-22 DE DE89115427T patent/DE58906010D1/en not_active Expired - Fee Related
- 1989-08-22 EP EP89909759A patent/EP0404870A1/en active Pending
- 1989-08-22 WO PCT/EP1989/000984 patent/WO1990002377A1/en not_active Application Discontinuation
- 1989-08-25 TR TR89/0799A patent/TR24012A/en unknown
- 1989-08-29 CA CA000609662A patent/CA1328929C/en not_active Expired - Fee Related
-
1990
- 1990-04-27 FI FI902153A patent/FI902153A0/en not_active IP Right Cessation
- 1990-04-30 KR KR1019900700888A patent/KR900702459A/en not_active Application Discontinuation
-
1996
- 1996-01-18 HK HK9596A patent/HK9596A/en not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| WO1990002377A1 (en) | 1990-03-08 |
| ES2047072T3 (en) | 1994-02-16 |
| HK9596A (en) | 1996-01-26 |
| TR24012A (en) | 1991-01-28 |
| JPH03501072A (en) | 1991-03-07 |
| EP0356873A1 (en) | 1990-03-07 |
| KR900702459A (en) | 1990-12-07 |
| MY105090A (en) | 1994-08-30 |
| CA1328929C (en) | 1994-04-26 |
| DE58906010D1 (en) | 1993-12-02 |
| ATE96557T1 (en) | 1993-11-15 |
| EP0404870A1 (en) | 1991-01-02 |
| EP0356873B1 (en) | 1993-10-27 |
| DE3829454A1 (en) | 1990-03-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE3680373D1 (en) | PROGRAMMABLE LOGICAL STORAGE ELEMENT FOR PROGRAMMABLE LOGICAL DEVICES. | |
| DE3274300D1 (en) | Logic circuit interconnect fault detection system | |
| ES8507273A1 (en) | Arrangement for optimized utilization of I/O pins. | |
| CA2038162A1 (en) | Programmable connector | |
| EP0224004A3 (en) | Interconnected multiport flip-flop logic circuit interconnected multiport flip-flop logic circuit | |
| EP0313228A3 (en) | Clock distribution on vlsi chip | |
| ATE178725T1 (en) | WIRED OR TRANSITIONAL TYPE BASE FOR VLSI SYSTEMS | |
| FI902153A0 (en) | END OF DATA-EXAMINATION. | |
| EP0335715A3 (en) | Input circuits | |
| CA2108725A1 (en) | Expansible High Speed Digital Multiplexer | |
| EP0228156A3 (en) | Test system for vlsi circuits | |
| JPS562047A (en) | Debugging unit | |
| KR880013329A (en) | Digital to Analog Converter | |
| JPS57178542A (en) | Integrated circuit | |
| KR900002190A (en) | Multi-channel controller | |
| JPS57152231A (en) | Integrated circuit device | |
| JPS57115855A (en) | Large scale semiconductor integrated circuit device | |
| JPS6472083A (en) | Soft imbedded type tester for vlsi circuit | |
| JPS57201936A (en) | Integrated logical circuit | |
| SU972500A1 (en) | Program logic device | |
| SU938410A1 (en) | Microprocessor integrated circuit | |
| KR870009293A (en) | Integrated boundary cell interface | |
| JPS63140360A (en) | Daisy chain device | |
| Moore | Modern Electronics for Geotechnical Engineers: 7. Introduction to Microprocessors | |
| JPS5466050A (en) | Integrated circuit device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| FD | Application lapsed | ||
| MM | Patent lapsed |
Owner name: DEUTSCHE THOMSON-BRANDT GMBH |